

# DS2182A T1 Line Monitor

#### FEATURES

- · Performs framing and monitoring functions
- Supports Superframe and Extended Superframe formats
- Four onboard error counters
  - 16-bit bipolar violation
  - 8-bit CRC
  - 8-bit OOF
  - 8-bit frame bit error
- Indication of the following
  - yellow and blue alarms
  - incoming B8ZS code words
  - 8 and 16 zero strings
  - change of frame alignment
  - loss of sync
  - carrier loss
- Simple serial interface used for configuration, control and status monitoring
- Burst mode allows quick access to counters for status updates
- Automatic counter reset feature
- Single 5V supply; low-power CMOS technology
- Available in 28-pin DIP and 28-pin PLCC
- The DS2182A is upward-compatible from the original DS2182

#### DESCRIPTION

The DS2182A T1 Line Monitor Chip is a monolithic CMOS device designed to monitor real-time performance on T1 lines. The DS2182A frames to the data on the line, counts errors, and supplies detailed information about the status and condition of the line. Large onboard counters allow the accumulation of errors for exPIN ASSIGNMENT


	1	$\bigcirc$	28	þ	VDD
sdi	2		27		RLOS
sdo 🗌	3		26		RFER
cs [	4		25	þ	RBV
SCLK	5		24		RCL
№С	6		23		RNEG
RYEL	7		22	þ	RPOS
RLINK	8		21	þ	RST
RLCLK	9		20		TEST
RCLK [	10		19		RSIGSEL
RCHCLK	11		18	ρ	RSIGFR
rser [	12		17		RABCD
№С	13		16	þ	RMSYNC
vss 🗆	14		15	ρ	RFSYNC

28-Pin DIP (600 MIL)

The updated DS2182A includes the following changes from the original DS2182:

- ability to count excessive zeros
- Severely Errored Framing Event indication
- updated AIS detection
- updated RCL detection
- AIS and RCL alarm clear indications

tended periods, which permits a single CPU to monitor a number of T1 lines. Output clocks that are synchronized to the incoming data stream are provided for easy extraction of S-Bits, FDL bits, signaling bits, and channel data. The DS2182A meets the requirements of ANSI T1.231. DS2182A BLOCK DIAGRAM Figure 1



### PIN DESCRIPTION Table 1

PIN	SYMBOL	TYPE	DESCRIPTION
6	NC	-	<b>No Connect.</b> No internal connection. This pin can be tied to either $V_{\mbox{SS}}$ or $V_{\mbox{DD}},$ or it can be floated.
7	RYEL	0	<b>Receive Yellow Alarm.</b> Transitions high when yellow alarm detected; goes low when alarm clears.
8	RLINK	0	<b>Receive Link Data.</b> Updated with extracted FDL data one RCLK before start of odd frames (193E) and held until next update. Updated with extracted S-bit data one RCLK before start of even frames (193S) and held until next update.
9	RLCLK	0	Receive Link Clock. 4 KHz demand clock for RLINK.
10	RCLK	I	Receive Clock. 1.544 MHz primary clock.
11	RCHCLK	0	<b>Receive Channel Clock.</b> 192 KHz clock; identifies time slot (channel) boundaries.
12	RSER	0	<b>Receive Serial Data.</b> Received NRZ serial data; updated on rising edges of RCLK.
13	NC	-	<b>No Connect.</b> No internal connection. This pin can be tied to either $V_{SS}$ or $V_{DD}$ , or it can be floated.
15	RFSYNC	0	<b>Receive Frame Sync.</b> Extracted 8 KHz clock, one RCLK wide; F-bit position in each frame.
16	RMSYNC	0	<b>Receive Multiframe Sync.</b> Extracted multiframe sync; positive-going edge indicates start of multiframe; 50% duty cycle.
17	RABCD	0	<b>Receive ABCD Signaling.</b> Extracted signaling data output; valid for each channel in signaling frames. In non-signaling frames, RABCD outputs the LSB of each channel word.
18	RSIGFR	0	<b>Receive Signaling Frame.</b> High during signaling frames; low during non-signaling frames (and during resync).
19	RSIGSEL	0	<b>Receive Signaling Select.</b> In 193E framing, a .667 KHz clock that identifies signaling frames A and C; a 1.33 KHz clock in 193S.
21	RST	I	<b>Reset.</b> A high-low transition clears all internal registers and resets counters. A high-low-high transition initiates a resync.
22 23	RPOS RNEG	I	<b>Receive Bipolar Data Inputs.</b> Sampled on falling of RCLK. Tie together to receive NRZ data and disable bipolar violation monitoring circuitry.
24	RCL	0	<b>Receive Carrier Loss.</b> High if 192 consecutive 0s appear at RPOS and RNEG; goes low upon seeing 12.5% one's density.
25	RBV	0	<b>Receive Bipolar Violation.</b> High during accused bit time at RSER. If bipolar violation detected, low otherwise.
26	RFER	0	<b>Receive Frame Error.</b> High during F-bit time when FT or FS errors occur (193S), or when FPS or CRC errors occur (193E). Low during resync.
27	RLOS	0	<b>Receive Loss of Sync.</b> Indicates sync status; high when internal resync is in progress, low otherwise.

PIN	SYMBOL	TYPE	DESCRIPTION
1	INT	0	<b>Receive Alarm Interrupt.</b> Flags host controller during alarm conditions. Active low; open drain output.
2	SDI	I	Serial Data In. Data for onboard registers. Sampled on rising edge of SCLK.
3	SDO	0	Serial Data Out. Control and status information from onboard registers. Updated on falling edge of SCLK; tri-stated during serial port write or when $\overline{\text{CS}}$ is high.
4	CS	I	Chip Select. Must be low to read or write the serial port.
5	SCLK	I	Serial Data Clock. Used to read or write the serial port registers.

## PORT PIN DESCRIPTION Table 2

#### POWER AND TEST PIN DESCRIPTION Table 3

PIN	SYMBOL	TYPE	DESCRIPTION
14	V <sub>SS</sub>		Signal Ground. 0.0 volts.
20	TEST	I	Test Mode. Tie to V <sub>SS</sub> for normal operation.
28	V <sub>DD</sub>	-	Positive Supply. 5.0 volts.

## **REGISTER SUMMARY** Table 4

REGISTER	ADDRESS	DESCRIPTION/FUNCTION
BVCR2	0000	<b>Bipolar Violation Count Register 2.</b> LSW of a 16-bit presettable counter that records individual bipolar violations.
BVCR1	0001	<b>Bipolar Violation Count Register 1.</b> MSW of a 16-bit presettable counter that records individual bipolar violations.
CRCCR	0010	<b>CRC Error Count Register.</b> 8-bit presettable counter that records CRC6 errored words in the 193E frame mode.
OOFCR	0011	<b>OOF Count Register.</b> 8-bit presettable counter that records OOF events. OOF events are defined by RCR1.5 and RCR1.6.
FECR	0100	Frame Error Count Register. 8-bit presettable counter that records individual bit errors in the framing pattern.
RSR1	0101	Receive Status Register 1. Reports alarm conditions.
RIMR1	0110	<b>Receive Interrupt Mask Register 1.</b> Allows masking of individual alarm- generated interrupts from RSR1.
RSR2	0111	Receive Status Register 2. Reports alarm conditions.
RIMR2	1000	<b>Receive Interrupt Mask Register 2.</b> Allows masking of individual alarm- generated interrupts from RSR2.
RCR1	1001	Receive Control Register 1. Programs device operating characteristics.
RCR2	1010	Receive Control Register 2. Programs device operating characteristics.

### SERIAL PORT INTERFACE

The port pins of the DS2182A serve as a microprocessor/microcontroller-compatible serial port. Eleven onboard registers allow the user to update operational characteristics and monitor device status via a host controller, minimizing hardware interfaces. The port on the DS2182A can be read from or written to at any time. Serial port reads and writes are independent of T1 line timing signals RCLK, RPOS, and RNEG. However, RCLK is needed in order to clear RSR1 and RSR2 after reads.

#### ADDRESS/COMMAND

Reading or writing the control, configuration or status registers requires writing one address/command byte prior to transferring register data. The first bit written (LSB) of the address/command word specifies register read or write. The following four bits identify the register address. The next two bits are reserved and must be set to 0 for proper operation. The last bit of the address/command word enables burst mode when set; the burst mode causes all registers to be consecutively read or written to. Data is read and written to the DS2182ALSB first.

#### CHIP SELECT AND CLOCK CONTROL

All data transfers are initiated by driving the  $\overline{\text{CS}}$  input low. Input data is latched on the rising edge of SCLK and

#### ACB: ADDRESS COMMAND BYTE Figure 2

must be valid during the previous low period of SCLK to prevent momentary corruption of register data during writes. Data is output on the falling edge of SCLK and held to the next falling edge. All data transfers are terminated if the  $\overline{CS}$  input transitions high. Port control logic is disabled and SDO is tri-stated when  $\overline{CS}$  is high.


#### DATA I/O

Following the eight SCLK cycles that input an address/ command byte to write, a data byte is strobed into the addressed register on the rising edge of the next eight SCLK cycles. Following an address/command word to read, contents of the selected register are output on the falling edges of the next eight SCLK cycles. The SDO pin is tri-stated during device write and can be tied to SDI in applications where the host processor has a bidirectional I/O pin.

#### **BURST MODE**

The burst mode allows all onboard registers to be consecutively written to or read by the host processor. A burst read is used to poll all registers; RSR1 and RSR2 contents will be unaffected. This feature minimizes device initialization time on system power-up or reset. Burst mode is initiated when ACB.7 is set and the address is 0000. A burst is terminated by a low-high transition on  $\overline{CS}$ .

(MSB)							(LSB)
BM	-	-	ADD3	ADD2	ADD1	ADD0	R/W
SYMBO	POSITI	ON N	AME AND DE	SCRIPTION			
BM	ACB.		Burst Mode. If bled.	set (and regist	er address is (	0000) burst rea	ad or write is en-
-	ACB.	6 F	Reserved, must be 0 for proper operation.				
-	ACB.	5 F	Reserved, mus	t be 0 for prop	er operation.		
ADD3	ACB.	4 N	ISB of register	address.			
ADD0	ACB.	1 L	SB of register	address.			
R/W	ACB.	C	Read/Write Se = write addre = read addres	ssed register			



- 1. SDI is sampled on rising edge of SCLK.
- 2. SDO is updated on falling edge of SCLK.

#### **OPERATION OF THE COUNTERS**

All four of the counters in the DS2182A can be preset by the user to establish an event count interrupt threshold. The counters count up from the preset value until they reach saturation. At saturation, each additional event occurrence sets the appropriate bit in RSR2 and generates an interrupt if enabled by RIMR2.

The DS2182A contains an auto counter reset feature in the burst read mode. If RCR1.4 is set, then the user can burst read the four counters (five registers), and all four counters will be automatically reset to 0 after the read takes place. Since the burst mode can be terminated at any time by taking  $\overline{CS}$  high, the user has the option of

reading all of the registers or only the counters. If RCR1.4 is set, then any read of the registers, burst mode or not, will clear the count in all four counters. If the user wishes to read the port and not clear the counters, then RCR1.4 must be cleared first.

The counter registers can be read or written to at any time with the serial port, which operates totally asynchronously with the monitoring of the T1 line. Reading a register will not affect the count as long as RCR1.4 is cleared. The dual buffer architecture of the DS2182A insures that no error events will be missed while the serial port is being accessed for reads.

#### BVCR1: BIPOLAR VIOLATION COUNT REGISTER 1; BVCR2: BIPOLAR VIOLATION COUNT REGISTER 2 Figure 4

(MSB)							(LSB)
BV7	BV6	BV5	BV4	BV3	BV2	BV1	BV0
SYMBOL	- POSITI	ON N	NAME AND DE	ESCRIPTION			
BV7	BVCR	.7 N	ASB of bipolar	violation count	t		
BV0	BVCR	.0 L	SB of bipolar v	violation count			

Bipolar Violation Count Register 1 (BVCR1) is the most significant word and BVCR2 is the least significant word of a presettable 16-bit counter that records individual bipolar violations. If the B8ZS mode is enabled (RCR2.2 = 1), then B8ZS code words are not counted. The BVCR can also be programmed to count excessive zeros by setting the RCR2.5 bit. In this mode, the BVCR will

count occurrences of 8 consecutive zeros when B8ZS is enabled or 16 consecutive zeros when B8Z5 is disabled. This counter increments at all times and is not disabled by a loss of sync condition (RLOS = 1). The counter saturates at 65,535 and generates an interrupt for each occurrence after saturation if RIMR2.0 is set.

#### NOTE:

1. In order to properly preset the Bipolar Violation Count Register, BVCR2 must be written to before BVCR1 is written to.

#### CRCCR: CRC COUNT REGISTER Figure 5

(MSB)							(LSB)
CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0
SYMBOL	POSITIO	N NC	AME AND DE	SCRIPTION			
CRC7 CRCCR.7		R.7 N	MSB of CRC6 word error count				
CRC0	CRCCF	R.O L	SB of CRC6 w	ord error cour	nt		

The CRC Count Register (CRCCR) is an 8-bit presettable counter that records word errors in the Cyclic Redundancy Check (CRC). This 8-bit binary counter saturates at 255 and generates an interrupt for each occurrence after saturation if RIMR2.1 is set. The count in this register is only valid in the 193E framing mode (RCR2.4 = 1) and is reset and disabled in the 193S framing mode (RCR2.4 = 0). The count is disabled during a loss of sync condition (RLOS = 1).

#### OOFCR: OOF COUNT REGISTER Figure 6

	(MSB)							(LSB)
	OOF7	OOF6	OOF5	OOF4	OOF3	OOF2	OOF1	OOF0
-	SYMBOL POSITION		ON N	NAME AND DE	SCRIPTION			
	OOF7	OOF7 OOFCR.7		MSB of OOF event count				
	OOF0	OOFCF	R.O L	SB of OOF ev	ent count			

The OOF Count Register (OOFCR) is an 8-bit presettable counter that records Out Of Frame (OOF) events. OOF events are defined by RCR1.5 and RCR1.6. This 8-bit counter saturates at 255 and generates an interrupt for each occurrence after saturation if RIMR2.2 is set. The count is disabled during a loss of sync condition (RLOS = 1).

#### FECR: FRAME ERROR COUNT REGISTER Figure 7

						(LSB)
FE6	FE5	FE4	FE3	FE2	FE1	FE0
SYMBOL POSITION			ESCRIPTION			
FE7 FECR.7		MSB of frame error count				
FECR	.0 L	.SB of frame e	rror count			
	FECR.	FECR.7	L POSITION NAME AND DE FECR.7 MSB of frame e	POSITION         NAME AND DESCRIPTION           FECR.7         MSB of frame error count	POSITION         NAME AND DESCRIPTION           FECR.7         MSB of frame error count	POSITION         NAME AND DESCRIPTION           FECR.7         MSB of frame error count

The Frame Error Count Register (FECR) is an 8-bit presettable counter that records individual frame bit errors. In the 193E mode (RCR2.4 = 1), the FECR records bit errors in the FPS framing pattern (001011). In the 193S mode (RCR2.4 = 0), the FECR records bit errors in both the FT (101010) and FS (001110) framing patterns if RCR1.3 is set. If RCR1.3 is cleared, then the FECR only records bit errors in the FT pattern. This 8-bit counter saturates at 255 and generates an interrupt for each occurrence after saturation if RIMR2.3 is set. The count is disabled during a loss of sync condition (RLOS = 1).

#### RSR1: RECEIVE STATUS REGISTER 1 Figure 8

(MSB)							(LSB)	
8ZD	16ZD	RCL	RYEL	RLOS	B8ZSD	RBL	COFA	
SYMBO	L POSITI	ON	NAME AND DESCRIPTION					
8ZD	RSR1.		8 Zero Detect. ceived at RPOS		string of eight	consecutive (	)s has been re-	
16ZD	RSR1		16 Zero Detect at RPOS and R		tring of 16 cons	secutive 0s ha	s been received	
RCL	RSR1.		<b>Receive Carrier Loss.</b> Set when a string of 192 consecutive 0s has be received at RPOS and RNEG. Cleared when 14 or more ones out of 7 possible bit positions are received.					
RYEL	RSR1		Receive Yellov yellow alarm is				d. The format of	
RLOS	RSR1.	.3	Receive Loss	of Sync. Set v	vhen resync is	in progress.		
B8ZSD	RSR1.	-	<b>B8ZS Code Word Detect.</b> Set when a B8ZS code word is rec RPOS and RNEG independent of whether the B8ZS mode is en not (RCR2.2).					
RBL	RSR1.					,	r less zeros are os are received.	
COFA	RSR1	•	Change of Fra change of fram			the last resyr	nc resulted in a	

#### NOTE:

1. Alarms 8ZD and 16ZD are cleared on the next occurrence of a 1 at RPOS and RNEG.

#### **RECEIVE STATUS REGISTERS**

The receive status registers (RSR1 and RSR2) can be used in either a polled or an interrupt configuration. In a polled configuration, the user reads the RSR at regular intervals to check for alarms. In an interrupt configuration, the user monitors the  $\overline{INT}$  pin. When the  $\overline{INT}$  pin goes low, an alarm condition has occurred and has been reported in one of the RSRs. The processor can then read the RSRs to find which bits have been set. All of the bits in the RSRs operate in a latched fashion. That is, once set, they remain set until read. The bits in the RSR are cleared when read unless the read was performed in the burst mode or the alarm condition still exists.

#### YELLOW ALARM

**193S BIT 2.** If RCR2.4 = 0 and RCR2.3 = 0, then the DS2182A examines bit 2 of all incoming channels for

the presence of a yellow alarm. If bit 2 is set to 0 in 256 consecutive channels, then the reception of a yellow alarm is declared. The alarm is considered cleared when the first channel with bit 2 set to a 1 is received.

**193S S-BIT.** If RCR2.4 = 0 and RCR2.3 = 1, then the DS2182A examines the S-bit position of frame 12 for the presence of a yellow alarm. The DS2182A declares the presence of a yellow alarm on the first occurrence of the S-bit in frame 12 being set to 1. The alarm is considered cleared when this S-bit returns to 0.

**193E FDL.** If RCR2.4 = 1, then the DS2182A examines the FDL for a repeating 00FF pattern. If this pattern is received in the FDL 16 consecutive times without error, then a yellow alarm is declared. The alarm is considered cleared as soon as any pattern other than 00FF is received.

## RIMR1: RECEIVE INTERRUPT MASK REGISTER 1 Figure 9

					-		
(MSB)							(LSB)
8ZD	16ZD	RCL	RYEL	RLOS	B8ZSD	RBL	COFA
SYMBO	POSITI	ON I	NAME AND DI	ESCRIPTION			
8ZD	RIMR1	,	<b>3 Zero Detect</b> 1 = interrupt en 0 = interrupt ma	abled			
16ZD	RIMR1		16 Zero Detec 1 = interrupt en 0 = interrupt ma	abled			
RCL	RIMR1	,	Receive Carrier Loss Mask. 1 = interrupt enabled 0 = interrupt masked				
RYEL	RIMR1	,	Receive Yellow Alarm Mask. 1 = interrupt enabled 0 = interrupt masked				
RLOS	RIMR1	,	Receive Loss 1 = interrupt en ) = interrupt ma	abled	۲.		
B8ZSD	RIMR1	,	B8ZS Code W 1 = interrupt en 0 = interrupt ma	abled	ask.		
RBL	RIMR1		Receive Blue A 1 = interrupt en 0 = interrupt ma	abled			
COFA	RIMR1	-	Change Of Fra 1 = interrupt en 0 = interrupt ma	abled	nt Mask.		

## RSR2: RECEIVE STATUS REGISTER 2 Figure 10

	<b>`</b>	D١
 IV	5	ы

(MSB)							(LSB)		
SEFE	RCLC	RBLC	FERR	FECS	OOFCS	CRCCS	BPVCS		
SYMBOL	POSITI	ON I	NAME AND DESCRIPTION						
SEFE	RSR2.		<b>Severely Errored Framing Event.</b> Set when 2 out of 6 framing bits (Ft or FPS) are received in error.						
RCLC	RSR2.		Receive Carrie remain set until		Set when the	carrier signal	is restored; will		
RBLC	RSR2.		Receive Blue Alarm Clear. Set when the Blue Alarm (AIS) is no longer detected; will remain set until read.						
FERR	RSR2.	.4 F	Frame Bit Erro	or. Set when F	T (193S) or F	PS (193E) bit	errors occur.		
FECS	FECS RSR2.3			Frame Error Count Saturation. Set on the next frame error event after the 8-bit Frame Error Count Register (FECR) saturates at 255.					
OOFCS RSR2.2			<b>Out Of Frame Count Saturation.</b> Set on the next OOF event after the 8-bit OOF Count Register (OOFCR) saturates at 255.						
CRCCS	RSR2.		<b>CRC Count Saturation.</b> Set on the next CRC error even CRC Count Register (CRCCR) saturates at 255.			t after the 8-bit			
BPVCS	RSR2.		•	r Violation Count Saturation. Set on the next BPV error 16-bit Bipolar Violation Count Register (BVCR) saturates					

#### RIMR2: RECEIVE INTERRUPT MASK REGISTER 2 Figure 11

(MSB)							(LSB)
SEFE	RCLC	RBLC	FERR	FECS	OOFCS	CRCCS	BPVCS
SYMBOL	. POSITI	ON N	NAME AND DE	ESCRIPTION			
SEFE	RIMR2	C	Severely Error = interrupt ma = interrupt en	asked	vent Mask.		
RCLC	RIMR2	C	Receive Carrie ) = interrupt ma = interrupt en				
RBLC	RIMR2	C	Receive Blue / = interrupt ma = interrupt en				
FERR	RIMR2	1	Frame Bit Erro = interrupt en ) = interrupt ma	abled			
FECS	RIMR2	1	Frame Error Count Saturation Mask. 1 = interrupt enabled 0 = interrupt masked				
OOFCS	RIMR2	1	Dut Of Frame = interrupt en ) = interrupt ma	abled	tion Mask.		

CRCCS	RIMR2.1	CRC Count Saturation Mask. 1 = interrupt enabled 0 = interrupt masked
BPVCS	RIMR2.0	Bipolar Violation Count Saturation Mask. 1 = interrupt enabled 0 = interrupt masked

#### RCR1: RECEIVE CONTROL REGISTER 1 Figure 12

(MSB)			5				(LSB)
ARC	OOF1	OOF2	ACR	SYNCC	SYNCT	SYNCE	RESYNC
SYMBOL	POSITIC	N	NAME AND DE	ESCRIPTION			
ARC	RCR1.		Auto Resync ( 1 = resync on ( 0 = resync on (	OOF event only	,	er Loss (RCL)	
OOF1	RCR1.	-	<b>Out Of Frame</b> 1 = 2 out of 5 fr 0 = 2 out of 4 fr	ame bits (FT c	or FPS) in erro	r	R1.5 is cleared
OOF2	RCR1.	-	<b>Out Of Frame</b> 1 = 2 out of 6 fr 0 = follow OOF	ame bits (FT c	or FPS) in erro	r	
ACR	RCR1.		Auto Counter when read.	Reset. When	set, all four of	the counters v	vill be reset to 0
SYNCC	RCR1.	-	Sync Criteria. chronizer; differ 193S Framing 0 = synchronize tiframe by using 1 = cross coupl 193E Framing 0 = normal sync 1 = validate new	rs for each frar (RCR2.4 = 0) e to frame boun g FS. e FT and FS p (RCR2.4 = 1) c (utilizes FPS	ne mode. daries using F patterns in syn only).	T pattern, then c algorithm.	search for mul-
SYNCT	RCR1.	_	<b>Sync Time.</b> 1 = validate 24 0 = validate 10			0,	
SYNCE	RCR1.		Sync Enable. conditions desc			, ,	
RESYNC	RCR1.	-	Resync. When diately. The bit				

#### SYNCHRONIZER

The heart of the monitor is the receive synchronizer. This circuit serves two purposes: 1) monitors the incoming data stream for loss of frame or multiframe alignment, and 2) searches for new frame alignment pattern when sync loss is detected. When sync loss is detected, the synchronizer begins an off-line search for the new alignment; all output timing signals remain at the old alignment with the exception of RSIGFR, which is forced low during resync. When one and only one candidate is qualified, the output timing moves to the new alignment at the beginning of the next multiframe. One frame later, RLOS will transition low, indicating valid sync and the resumption of the normal sync monitoring mode. Several bits in the RCR1 allow tailoring of the resync algorithm by the user. These bits are described below.

#### SYNC CRITERIA (RCR1.3)

193E. Bit RCR1.3 determines which sync algorithm is utilized when resync is in progress (RLOS = 1). In 193E framing, when RCR1.3 = 0, the synchronizer will lock only to the FPS pattern and will move to the new frame and multiframe alignment after the framing candidate is qualified. RLOS will go low one frame after the move to the new alignment. When RCR1.3 = 1, the new alignment is further tested by a CRC6 code match. RLOS will transition low after a CRC6 match occurs. If no CRC6 match occurs in three attempts (three multiframes), the algorithm resets and a new search for the FPS pattern begins. It takes 9 ms for the synchronizer to check the first CRC6 code after the new FPS alignment has been loaded. Each additional CRC6 test takes 3 ms. Regardless of the state of RCR1.3. if more than one candidate exists after 24 ms, the synchronizer begins eliminating emulators by testing their CRC6 codes in order to find the true framing candidate.

**1935.** In 193S framing, when RCR1.3 = 1, the synchronizer cross-checks the FT pattern with the FS pattern to help eliminate false framing candidates such as digital milliwatts. The FS patterns are compared to the repeating pattern ...00111000111000...(00111x0 if RCR2.3 = 1). In this mode, FT and FS must be correctly identified by the synchronizer before sync is declared. Clearing RCR1.3 causes the synchronizer to search for the FT pattern (101010...) without cross-coupling the FS pattern. Frame sync is established using the FT information, while multiframe sync is established only if valid FS information is present. If no valid FS pattern is identified, the synchronizer moves to the FT alignment, RLOS goes low, and a false multiframe position may be indicated by RMSYNC. RFER indicates when the received S-bit pattern does not match the assumed internal multiframe alignment. This mode will be used in applications where non-standard S-bit patterns exist. In such applications, multiframe alignment information can be decoded externally by using the S-bits present at RLINK.

#### SYNC TIME (RCR1.2)

Bit RCR1.2 determines the number of consecutive framing pattern bits to be qualified before SYNC is declared. If RCR1.2 =1, the algorithm validates 24 bits; if RCR1.2 = 0, 10 bits are validated. Validating 24 bits results in superior false framing protection while 10-bit testing minimizes reframe time. In either case, the synchronizer only establishes resync when one and only one candidate is found (see Table 5).

#### AVERAGE REFRAME TIME Table 5

FRAME	RCR1.2 = 0			RCR1.2 = 1			
MODE	MIN.	AVG.	MAX.	MIN.	AVG.	MAX.	
193S	3.0ms	3.75ms	4.5ms	6.5ms	7.25ms	8.0ms	
193E	6.0ms	7.5ms	9.0ms	13.0ms	14.5ms	16.0ms	

#### NOTE:

1. Average reframe time is defined here as the average time it takes from the start of resync (rising edge of RLOS) to the actual loading of the new alignment (on a multiframe edge) into the output receive timing.

#### SYNC ENABLE (RCR1.1)

When RCR1.1 is cleared, the receiver initiates automatic resync if an OOF event occurs or if carrier loss (192 consecutive 0s) occurs (depends on RCR1.7). When RCR1.1 is set, the automatic resync circuitry is disabled. In this case, resync can only be initiated by setting RCR1.0 to 1 or externally transitioning  $\overline{\text{RST}}$  from low to high. Note that using  $\overline{\text{RST}}$  to initiate a resync resets the output timing while  $\overline{\text{RST}}$  is low; use of RCR1.1 will not affect the output timing until the new alignment is located.

#### **RESYNC (RCR1.0)**


A 0-to-1 transition of RCR1.0 causes the synchronizer to search for the framing pattern sequence immediately, regardless of the internal sync status. In order to initiate another resync command, this bit must be cleared and then set again.

## RCR2: RECEIVE CONTROL REGISTER 2 Figure 13

	(MSB)							(LSB)
	-	-	BVCRF	FM	SFYEL	B8ZS	_	-
-	SYMBO	- POSITIO	ON NC	NAME AND DE	SCRIPTION			
	-	RCR2.	7 F	Reserved; mus	t be 0 for prop	er operation.		
	-	RCR2.	6 F	Reserved; mus	t be 0 for prop	er operation.		
	BVCRF	RCR2.	C	Bipolar Violati = do not coun = count exces	t excessive ze		n Select.	
	FM	RCR2.	1	Frame Mode. = Extended S ) = Superframe				
	SFYEL	RCR2.	1	<b>SF Yellow Mod</b> = 1 in the S-b ) = 0 in bit 2 of	it position of fr	ame 12.		
	B8ZS	RCR2.	1	Bipolar Eight 2 = B8ZS enat ) = B8ZS disat	led.	tion.		
	-	RCR2.	1 F	Reserved; mus	t be 0 for prop	er operation.		

#### 193S RECEIVE MULTIFRAME TIMING Figure 14

**RCR2.0** 



Reserved; must be 0 for proper operation.

#### NOTES:

- 1. Signaling data is updated during signaling frames on channel boundaries. Pin RABCD is the LSB of each channel word in non-signaling frames.
- 2. RLINK data (S-bit) is updated one bit-time prior to S-bit frames and held for two frames.

<b>193E RECEIVE MULTIFRAME TIMING</b> Figure 15	
FRAME#   1   2   3   4   5   6   7   8   9   10   11   12	13 14 15 16 17 18 19 20 21 22 23 24
RMSYNC	
RSIGSEL	
RSIGFR	
RABCD D	UIIIII) XIIIIII) XI

#### NOTES:

- 1. Signaling data is updated during signaling frames on channel boundaries. Pin RABCD is the LSB of each channel word in non-signaling frames.
- 2. RLINK data (FDL data) is updated one bit-time prior to odd frames and held for two frames.

RECEI	/E MULTIFRAME BOUNDARY TIMING Figure 16	
RCLK		
RPOS, RNEG	CHANNEL 1 CH LSB F MSB LSB MSB CH	ANNEL 2 LSB MSB
RFSYNC		
RMSYN	c	
RSIGSE	L	
RSIGFR		
RLCLK		
RCHCL		
RLINK	X	
RABCD	X	
RSER	CHANNEL 23 CHANNEL 24 LSB MSB CHANNEL 24 LSB	CHANNEL 1

#### NOTES:

- 1. RLINK timing is shown for 193E; in 193S, RLINK is updated on even frame boundaries and is held across multiframe edges.
- 2. Total delay from RPOS and RNEG to RSER output is 13 RCLK periods.

#### ALARM OUTPUTS

The transceiver also provides direct alarm outputs for applications when additional decoding and demuxing are required to supplement the onboard alarm logic.

#### **RLOS OUTPUT**

The receive loss of sync output indicates the status of the receiver synchronizer circuitry; when high, an offline resynchronization is in progress and a high-low transition indicates that resync is complete. The RLOS

#### **RYEL OUTPUT**

occurrence.

The yellow alarm output transitions high when a yellow alarm is detected. A high-low transition indicates the alarm condition has been cleared. The RYEL bit (RSR1.4) is a latched version of the RYEL output.

bit (RSR1.3) is a latched version of the RLOS output. If

the auto-resync mode is selected (RCR1.1 = 0), RLOS

is a real-time indication of a carrier loss or OOF event

#### **RBV OUTPUT**

The bipolar violation output transitions high when the accused bit emerges at RSER. RBV goes low at the next bit time if no additional violations are detected.

#### **RFER OUTPUT**

The receive frame error output transitions high at the Fbit time and is held high for two bit periods when a frame bit error occurs. In 193S, framing FT and FS patterns are tested. The FPS pattern is tested in 193E framing. Additionally, in 193E framing, RFER reports CRC6 code word errors by a low-high-low transition (one bit periodwide) one-half RCLK period before a low-high transition on RMSYNC (see Figure 17).

#### RESET

A high-low transition on RST clears all registers and forces an immediate resync when  $\overline{RST}$  returns high. RST must be held low on system power-up to insure proper initialization of the counters and registers. Following reset, the host processor should restore all control modes by writing appropriate registers with control data.

ALARM OUTPUT TIMING Figure 17
RFSYNC
RMSYNC
RFER
RBV
RCL
RLOS

#### NOTES:

- 1. RFER transitions high during F-bit time if received framing pattern bit is in error. (Frame 12 F-bits in 193S are ignored if RCR2.3 = 1.) Also, in 193E, RFER transitions high 1/2 bit-time before rising edge of RMSYNC to indicate a CRC6 error for the previous multiframe.
- RBV indicates received bipolar violation and transitions high when accused bit emerges from RSER. If B8ZS is enabled, RBV will not report the zero replacement code.
- RCL transitions high when 192 consecutive bits are 0: RCL transitions low upon reception of 12.5% ones densitv.
- 4. RLOS transitions high during F-bit time that caused an OOF event if auto-resync is enabled (RCR1.1 = 0). Resync also occurs when loss of carrier is detected (RCL = 1) if RCR1.7 = 0. When RCR1.1 = 1, RLOS remains low until resync occurs, regardless of OOF or carrier loss flags. In this situation, resync is initiated only when RCR1.0 transitions low-to-high or the RST pin transitions high-low-high.

(0°C to +70°C)

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground **Operating Temperature** Storage Temperature Soldering Temperature

-1.0V to 7.0V 0°C to +70°C -55°C to 125°C 260°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### **RECOMMENDED DC OPERATING CONDITIONS**

PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Logic 1 2.0 Vін V<sub>DD</sub>+.3 V Logic 0 VII -0.3 +0.8V Supply VDD 4.5 5.5 V

#### DC ELECTRICAL CHARACTERISTICS

(0°C to 70°C; V<sub>DD</sub>=5V ± 10%)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current	I <sub>DD</sub>		3		mA	1,2
Input Leakage	IIL	-1.0		+1.0	μA	3
Output Current @ 2.4V	I <sub>OH</sub>	-1.0			mA	4
Output Current @ 0.4V	I <sub>OL</sub>	+4.0			mA	5
Output Leakage	I <sub>LO</sub>	-1.0		+1.0	μΑ	6

#### CAPACITANCE

CAPACITANCE						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>			5	pF	
Output Capacitance	C <sub>OUT</sub>			7	pF	

#### NOTES:

- 1. RCLK = 1.544 MHz.
- 2. Outputs open.
- 3.  $0V < V_{IN} < V_{DD}$ .
- 4. All outputs except INT which is open collector.
- 5. All outputs.
- 6. Applies to SDO when tri-stated.

CHARACTERISTICS <sup>1,2</sup> SERIAL PORT				(0°C to 70°C; V <sub>DD</sub> = 5V <u>+</u> 10%)		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
SDI to SCLK Setup	t <sub>DC</sub>	50			ns	
SCLK to SDI Hold	t <sub>CDH</sub>	50			ns	
SDI to SCLK Falling Edge	t <sub>CD</sub>	50			ns	
SCLK Low Time	t <sub>CL</sub>	250			ns	
SCLK High Time	t <sub>CH</sub>	250			ns	
SCLK Rise and Fall Times	t <sub>R</sub> ,t <sub>F</sub>			100	ns	
CS to SCLK Setup	t <sub>CC</sub>	50			ns	
SCLK to CS hold	t <sub>CCH</sub>	50			ns	
CS Inactive Time	t <sub>CWH</sub>	2.5			μs	
SCLK to SDO Valid	t <sub>CDV</sub>			200	ns	
CS to SDO High Z	t <sub>CDZ</sub>			75	ns	

## NOTES:

1. Measured at  $V_{IH}$  = 2.0 or  $V_{IL}$  = .8 and 10ns maximum rise and fall time.

2. Output load capacitance = 100 pF.

## AC ELECTRICAL CHARACTERISTICS<sup>1,2</sup> RECEIVE

(0°C to 70°C; V<sub>DD</sub> = 5V <u>+</u> 10%)


PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Propagation Delay RCLK to RMSYNC, RFSYNC, RSISEL, RSIGFR, RLCLK, RCHCLK	tPRS			75	ns	
Propagation Delay RCLK to RSER, RABCD, RLINK	t <sub>PRD</sub>			75	ns	
Transition Time All Outputs	t <sub>TTR</sub>			20	ns	
RCLK Period	t <sub>P</sub>		648		ns	
RCLK Pulse Width	t <sub>WL</sub> ,t <sub>WH</sub>		324		ns	
RCLK Rise and Fall Times	t <sub>R</sub> ,t <sub>F</sub>		20		ns	
RPOS, RNEG Setup to RCLK Falling	t <sub>SRD</sub>	50			ns	
RPOS, RNEG Hold to RCLK Falling	t <sub>HRD</sub>	50			ns	
Propagation Delay RCLK to RLOS, RYEL, RBV, RCL, RFER	t <sub>PRA</sub>			75	ns	
Minimum RST Pulse Width	t <sub>RST</sub>	1			μs	

#### NOTES:

1. Measured at  $V_{IH}$  = 2.0 or  $V_{IL}$  = .8 and 10ns maximum rise and fall time.

2. Output load capacitance = 100 pF.


## SERIAL PORT WRITE AC TIMING DIAGRAM Figure 18



## NOTES:

- 1. Data byte bits must be valid across low clock periods to prevent transients in operating modes.
- 2. Shaded regions indicate don't-care states of input.


## SERIAL PORT READ<sup>1</sup> AC TIMING DIAGRAM Figure 19




#### NOTE:


1. Serial port write must precede a port read to provide address information.






## DS2182A T1 LINE MONITOR 28-PIN DIP








	INCHES		
DIM	MIN	MAX	
А	1.445	1.470	
В	0.530	0.550	
С	0.140	0.160	
D	0.600	0.625	
E	0.015	0.040	
F	0.120	0.145	
G	0.090	0.110	
н	0.600	0.680	
J	0.008	0.012	
к	0.015	0.022	

## DS2182AQ T1 LINE MONITOR 28-PIN PLCC









	INCHES		
DIM	MIN	MAX	
А	0.165	0.180	
A1	0.090	0.120	
A2	0.020	-	
В	0.026	0.033	
B1	0.013	0.021	
С	0.009	0.012	
D	0.485	0.495	
D1	0.450	0.456	
D2	0.390	0.430	
E	0.485	0.495	
E1	0.450	0.456	
E2	0.390	0.430	
L1	0.060	-	
Ν	28	-	
e1	0.050 BSC		
CH1	0.042 0.048		

