

## Features

- Operating voltage: 2.7V~5.2V
- Bias voltage: static~1/5 bias
- LCD driving voltage: 3.0V~5.0V

## **Applications**

- Electronic dictionaries
- Portable computers

- 2×40 internal LCD drivers available
- LCD driver with serial/parallel conversion function
- Remote controllers
- Calculators


## **General Description**

The HT1609L is an LCD driver LSI with  $2\times40$  output channels using CMOS technology. It is equipped with two sets of 40-bit bidirectional shift registers, 40-bit data latches, 40-bit LCD drivers, and logic control circuits.

The HT1609L can convert serial data received

## **Block Diagram**

from an LCD controller into parallel data and send out LCD driving waveforms to the LCD panel. The HT1609L is designed for general purpose LCD drivers. It can drive both static and dynamic drive LCDs. The LSI can be used as segment driver.



1



HT1609L

# Pin Assignment


ᇤᆃᄵᇴᄵᇊᆍᆊᇄᇬᅆᇊᇎᆋᇩᇯᆠᅋ	$\begin{array}{c} 100 \\ 100 \\ 100 \\ 128 \\ 22 \\ 227 \\ 3 \\ 226 \\ 4 \\ 225 \\ 5 \\ 5 \\ 224 \\ 6 \\ 723 \\ 7 \\ 22 \\ 8 \\ 721 \\ 9 \\ 722 \\ 8 \\ 721 \\ 9 \\ 722 \\ 8 \\ 721 \\ 9 \\ 722 \\ 8 \\ 721 \\ 9 \\ 722 \\ 8 \\ 721 \\ 9 \\ 710 \\ 11 \\ 718 \\ 11 \\ 19 \\ 710 \\ 11 \\ 718 \\ 11 \\ 19 \\ 710 \\ 20 \\ 79 \\ 21 \\ 78 \\ 22 \\ 77 \\ 23 \\ 76 \\ 24 \\ 75 \\ 25 \\ 74 \\ 26 \\ 73 \\ 27 \\ 72 \\ 28 \\ 71 \\ 29 \\ 70 \\ 31 \\ 31 \\ 71 \\ 20 \\ 31 \\ 31 \\ 31 \\ 31 \\ 31 \\ 31 \\ 31 \\ 3$	HT1609L – 100 QFP	80         Y69           79         Y68           77         Y66           76         Y65           75         Y64           74         Y63           72         Y61           71         Y66           72         Y61           71         Y60           70         Y59           68         Y57           67         Y56           66         Y55           62         Y51           61         Y50           62         Y51           61         Y40           59         Y44           54         Y43           55         Y44           54         Y42           52         Y41           51         Y40


25th Aug '98

2



## **Pad Assignment**





\* The IC substrate should be connected to VDD in the PCB layout artwork.



Unit:	mil
Unit.	11111

Pad No.	X	Y	Pad No.	X	Y
1	-75.27	44.20	49	75.22	-43.31
2	-75.27	44.20 39.01	49 50	75.22	-43.31 -38.25
23				75.22	
3 4	-75.27 -75.27	33.83 28.65	51 52	75.22	-33.19 -28.14
4 5					
	-75.27	23.46	53	75.22	-23.08
6 7	-75.27	18.27	54	75.22	-18.02
7	-75.27	13.09	55	75.22	-12.96
8	-75.27	7.91	56	75.22	-7.91
9	-75.27	2.63	57	75.22	-2.85
10	-75.27	-2.55	58	75.22	2.21
11	-75.27	-7.61	59	75.22	7.27
12	-75.27	-12.66	60	75.22	12.32
13	-75.27	-17.85	61	75.22	17.38
14	-75.27	-23.12	62	75.22	22.44
15	-75.27	-28.31	63	75.22	27.50
16	-75.27	-33.58	64	75.22	32.56
17	-75.27	-38.76	65	75.22	37.61
18	-75.27	-43.99	66	75.22	42.67
19	-70.34	-45.73	67	70.17	45.13
20	-65.49	-45.73	68	65.32	45.13
21	-60.65	-45.73	69	60.48	45.13
22	-55.80	-45.73	70	55.63	45.13
23	-50.96	-45.73	71	50.79	45.13
24	-46.11	-45.73	72	45.94	45.13
25	-41.27	-45.73	73	41.10	45.13
26	-36.42	-45.73	74	36.25	45.13
27	-31.58	-45.73	75	31.41	45.13
28	-26.73	-45.73	76	26.56	45.13
29	-21.89	-45.73	77	21.72	45.13
30	-17.04	-45.73	78	16.87	45.13
31	-12.20	-45.73	79	12.03	45.13
32	-7.35	-45.73	80	7.18	45.13
33	-2.51	-45.73	81	2.34	45.13
34	2.34	-45.73	82	-2.51	45.13
35	7.18	-45.73	83	-7.35	45.13
36	12.03	-45.73	84	-12.20	45.13
37	16.87	-45.73	85	-17.04	45.13
38	21.72	-45.73	86	-21.89	45.13
39	26.56	-45.73	87	-26.73	45.13
40	31.41	-45.73	88	-31.58	45.13
		-45.73 -45.73	89		45.13
41 42	$\begin{array}{c} 36.25\\ 41.10\end{array}$	-45.73 -45.73	89 90	–36.42 –41.27	45.13 45.13
42 43			90 91		45.13 45.13
	45.94 50.70	-45.73		-46.11	
44	50.79	-45.73	92	-50.96	45.13
45	55.63	-45.73	93	-55.80	45.13
46	60.48	-45.73	94 05	-60.65	45.13
47	65.32	-45.73	95	-65.49 -70.34	45.13
48	70.17	-45.73	96	_7037	45.13

4

25th Aug '98

## HT1609L



# **Pad Description**

Pad No.	Pad Name	I/O	Description	
1	Y0	0	LCD driver output for channel 1	
2	VEE	_	LCD power supply	
3~6	V1~V4	Ι	LCD bias supply voltage for LCD driver	
7	VSS	_	Power supply (ground)	
8	CLK1	Ι	Clock to latch serial data on the falling edge	(Note 1)
9	SHF1	Ι	Shift direction selection of channel 1 shift register	(Note 2)
10	SHF2	Ι	Shift direction selection of channel 2 shift register	(Note 2)
11	VDD	_	Power supply ( positive )	
12	CLK2	Ι	Clock to shift serial data on the falling edge	(Note 1)
13	DL1	I/O	Data input/output of channel 1 shift register	
14	DR1	I/O	Data input/output of channel 1 shift register	
15	DL2	I/O	Data input/output of channel 2 shift register	
16	DR2	I/O	Data input/output of channel 2 shift register	
17	ALT	Ι	Alternate signal input for LCD driving waveform	
18~57	Y40~Y79	0	LCD driver outputs for channel 2	
58~96	Y39~Y1	0	LCD driver outputs for channel 1	

Note 1: Data is processed on the clock falling or rising edge as shown in the following table.

5

		Channel 1	Channel 2
CLK1	_ <b>F</b>	_	
ULKI	₹	Latch data	Latch data
CLK2	_	—	
ULK2	₹	Shift data	Shift data

The output levels of channel 1 and 2 are decided by the combination of ALT and latched data. Refer to the following table:

Latched Data	ALT	Channel 1 (Y0~Y39)	Channel 2 (Y40~Y79)
Н	Н	V1	V1
(Selected)	L	V2	V2
L	Н	V3	V3
(Non-selected)	L	V4	V4
Y output level			V2 V4 V3

V1, V2: Selected level V3, V4: Non-selected level

Note 2 : Shift direction of channel 1 and 2

Shift Direction of Channel 1 (Channel 2)								
SHF1 (SHF2)Shift DirectionDL1 (DL2)DR1 (DR2)								
Н	Y39 to Y0 (Y79 to Y40)	OUT	IN					
L	Y0 to Y39 (Y40 to Y79)	IN	OUT					

### **Absolute Maximum Ratings\***

Supply Voltage	–0.3V to 5.5V
Input Voltage	$V_{SS}0.3V$ to $V_{DD}\mbox{+-}0.3V$

Storage Temperature......-50°C to 125°C Operating Temperature......-20°C to 70°C

\*Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

6



Ta=25°C

# **D.C. Characteristics**

Symbol	Parameter	Test Conditions		Min.	<b>T</b>	M	Unit
	Parameter	V <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	Unit
VDD	Operating Voltage	_	_	2.7	_	5.2	V
I <sub>DD</sub>	Operating Current	5V	No load		100	300	μΑ
I <sub>STB</sub>	Standby Current	5V	_		1	5	μΑ
VIL	"L" Input Voltage	5V				1	V
V <sub>IH</sub>	"H" Input Voltage	5V		4	_	_	V
Vol	"L" Output Voltage	5V	IoL=+0.4mA		_	0.4	V
VOH	"H" Output Voltage	5V	I <sub>OH</sub> =-0.4mA	4.6	_	_	V
V <sub>LCD</sub>	LCD Driving Voltage		V <sub>DD</sub> –V <sub>EE</sub>	3	_	5.0	V

# A.C. Characteristics

Ta=25°C

Symbol	Parameter	Tes	t Conditions	Min. Tvp.		Max.	Unit
	Parameter	VDD	Conditions	wiin.	Тур.	Max.	Unit
fCLK2	Data Shift Frequency	5V	—		_	400	kHz
t <sub>WCKH</sub>	Clock High Level Width	5V	—	800	_	_	ns
t <sub>WCKL</sub>	Clock Low Level Width	5V	_	800	_		ns
tsu	Data Setup Time	5V	—	300	_		ns
t <sub>DH</sub>	Data Hold Time	5V	—	300	_		ns
t <sub>DD</sub>	Data Delay Time	5V	—		_	500	ns
t <sub>SUC1</sub>	Clock Setup Time	5V	$\text{CLK2} \rightarrow \text{CLK1}$	500	_		ns
tsuc2	Clock Setup Time	5V	$\text{CLK1} \rightarrow \text{CLK 2}$	500	_		ns
t <sub>R</sub> /t <sub>F</sub>	Clock Rise/Fall Time	5V	—	_		200	ns

25th Aug '98

7



### **Functional Description**

The HT1609L is an LCD driver LSI with  $2\times40$  segment output channel. It operates with a controller, such as HT163A, or another segment driver LSI HT1608, HT1608L and HT1609L.

### Clock

The CLK1 is the clock to latch data on the falling edge. It latches the data input from the bidirectional shift register at the falling edge of CLK1 and transfers its outputs to the LCD driver circuit. The CLK2 is the clock to shift data on the falling edge. It shifts the serial data at the falling of CLK2 and transfers the output of each bit of the register to the latch circuit (refer to Note 1).

### **Bidirectional shift register**

The HT1609L supplies two sets of 40-bit shift register, which controls the shift direction by SHF1 & SHF2. The SHF1 controls the 1st 40bit shift register, and SHF2 controls the 2nd 40-bit shift register. When SHF1 is connected to VDD, the 1st shift direction is from Y39 to Y0; when SHF1 is connected to VSS, the shift direction changes from Y0 to Y39. When SHF2 is connected to VDD, the 2nd shift direction is from Y79 to Y40; when SHF2 is connected to VSS, the shift direction changes from Y40 to Y79 (refer to Note 2).

### Data input/output

The DL1, DR1, DL2, DR2 are data input or output option function. When SHF1 (SHF2) is connected to VDD, the 40th bit data of the 1st (2nd) 40-bit shift register outputs from DL1 (DL2); when SHF1 (SHF2) is connected to VSS or open, the 1~40 (41~80) bits data from LCD controller enter into the 1st (2nd) 40-bit shift through DL1 (DL2).

When SHF1 (SHF2) is connected to VDD, the  $1\sim40$  ( $41\sim80$ ) bit data from the LCD controller enter into the 1st (2nd)40-bit shift register through DR1 (DR2); when SHF1 (SHF2) is connected to VSS or open, the 40th bit shift register outputs from DR1 (DR2) (refer to Note 2).

### LCD driver circuit

8


Select one of the four levels of voltage V1, V2, V3, and V4 for driving an LCD and transfer it to the output terminals according to the combination of alternate signal (ALT) and the data in the latch circuit (refer to Note 1).




### Static driver

When the HT1609L is used as a static driver, data is transferred on the falling edge of CLK2 and latched on the falling edge of CLK1. The frequency of CLK1 becomes the frame frequency of the LCD driver. The frequency of ALT has to be twice the frequency of CLK1. ALT has to be synchronized on the falling edge of CLK1.

The power supply for the LCD driver is used by shortening V1, V4 or V2, V3. The application circuit connections are shown below:




## **Timing Diagrams**



9



## **Application Circuits**



10

Example of Connection (1/16 duty cycly, 1/5 bias)

#### Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

## Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313

#### Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

#### Holmate Semiconductor, Inc.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885

Copyright © 1998 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

11

 $25 \mathrm{th}\,\mathrm{Aug}$ '98