



# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## General Description

The MAX1183 is a +3V, dual 10-bit analog-to-digital converter (ADC) featuring fully differential wideband track-and-hold (T/H) inputs, driving two pipelined, nine-stage ADCs. The MAX1183 is optimized for low-power, high dynamic performance applications in imaging, instrumentation, and digital communication applications. This ADC operates from a single +2.7V to +3.6V supply, consuming only 120mW while delivering a typical signal-to-noise ratio (SNR) of 59.6dB at an input frequency of 20MHz and a sampling rate of 40Msps. The T/H driven input stages incorporate 400MHz (-3dB) input amplifiers. The converters may also be operated with single-ended inputs. In addition to low operating power, the MAX1183 features a 2.8mA sleep mode as well as a 1µA power-down mode to conserve power during idle periods.

An internal +2.048V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure allows the use of this internal or an externally derived reference, if desired for applications requiring increased accuracy or a different input voltage range.

The MAX1183 features parallel, CMOS-compatible three-state outputs. The digital output format can be set to two's complement or straight offset binary through a single control pin. The device provides for a separate output power supply of +1.7V to +3.6V for flexible interfacing. The MAX1183 is available in a 7mm × 7mm, 48-pin TQFP package, and is specified for the extended industrial (-40°C to +85°C) temperature range.

Pin-compatible lower and higher speed versions of the MAX1183 are also available. Refer to the MAX1180 data sheet for 105Msps, the MAX1181 data sheet for 80Msps, the MAX1182 data sheet for 65Msps, and the MAX1184 data sheet for 20Msps. In addition to these speed grades, this family includes a multiplexed output version, for which digital data is presented time-interleaved and on a single, parallel 10-bit output port.

## Applications

- High-Resolution Imaging
- I/Q Channel Digitization
- Multichannel IF Sampling
- Instrumentation
- Video Application
- Ultrasound

Functional Diagram appears at end of data sheet.


## Features

- ◆ Single +3V Operation
- ◆ Excellent Dynamic Performance
  - 59.6dB SNR at  $f_{IN} = 20\text{MHz}$
  - 73dB SFDR at  $f_{IN} = 20\text{MHz}$
- ◆ Low Power
  - 40mA (Normal Operation)
  - 2.8mA (Sleep Mode)
  - 1µA (Shutdown Mode)
- ◆ 0.02dB Gain and 0.25° Phase Matching
- ◆ Wide ±1Vp-p Differential Analog Input Voltage Range
- ◆ 400MHz -3dB Input Bandwidth
- ◆ On-Chip +2.048V Precision Bandgap Reference
- ◆ User-Selectable Output Format—Two's Complement or Offset Binary
- ◆ 48-Pin TQFP Package with Exposed Paddle for Improved Thermal Dissipation

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1183ECM	-40°C to +85°C	48 TQFP-EP

## Pin Configuration



# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> , OV <sub>DD</sub> to GND .....	-0.3V to +3.6V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
OGND to GND .....	-0.3V to +0.3V	48-Pin TQFP (derate 12.5mW/°C above +70°C).....
INA+, INA-, INB+, INB- to GND .....	-0.3V to V <sub>DD</sub>	Operating Temperature Range .....
REFIN, REFOUT, REFP, REFN, COM, CLK to GND .....	-0.3V to (V <sub>DD</sub> + 0.3V)	Junction Temperature .....
OE, PD, SLEEP, T/B		Storage Temperature Range .....
D9A–D0A, D9B–D0B to OGND .....	-0.3V to (OV <sub>DD</sub> + 0.3V)	Lead Temperature (soldering, 10s) .....

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = +3V, OV<sub>DD</sub> = +2.5V, 0.1μF and 1.0μF capacitors from REFP, REFN, and COM to GND, REFOUT connected to REFIN through a 10kΩ resistor, V<sub>IN</sub> = 2Vp-p (differential with respect to COM), C<sub>L</sub> = 10pF at digital outputs (Note 5), f<sub>CLK</sub> = 40MHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DC ACCURACY</b>						
Resolution			10			Bits
Integral Nonlinearity	INL	f <sub>IN</sub> = 7.51MHz		±0.5	±1.5	LSB
Differential Nonlinearity	DNL	f <sub>IN</sub> = 7.51MHz, no missing codes guaranteed		±0.25	±1.0	LSB
Offset Error				<±1	±1.7	% FS
Gain Error				0	±2	% FS
<b>ANALOG INPUT</b>						
Differential Input Voltage Range	V <sub>DIFF</sub>	Differential or single-ended inputs		±1.0		V
Common-Mode Input Voltage Range	V <sub>CM</sub>			V <sub>DD</sub> /2 ±0.5		V
Input Resistance	R <sub>IN</sub>	Switched capacitor load		50		kΩ
Input Capacitance	C <sub>IN</sub>			5		pF
<b>CONVERSION RATE</b>						
Maximum Clock Frequency	f <sub>CLK</sub>		40			MHz
Data Latency				5		Clock Cycles
<b>DYNAMIC CHARACTERISTICS</b> (f <sub>CLK</sub> = 40MHz, 4096-point FFT)						
Signal-to-Noise Ratio	SNR	f <sub>INA</sub> or B = 7.51MHz, T <sub>A</sub> = +25°C	57.3	59.6		dB
		f <sub>INA</sub> or B = 20MHz, T <sub>A</sub> = +25°C	56.8	59.6		
Signal-to-Noise and Distortion	SINAD	f <sub>INA</sub> or B = 7.51MHz, T <sub>A</sub> = +25°C	57	59.4		dB
		f <sub>INA</sub> or B = 20MHz, T <sub>A</sub> = +25°C	56.5	59		
Spurious-Free Dynamic Range	SFDR	f <sub>INA</sub> or B = 7.51MHz, T <sub>A</sub> = +25°C	65	76		dBc
		f <sub>INA</sub> or B = 20MHz, T <sub>A</sub> = +25°C	65	73		
Third-Harmonic Distortion	HD3	f <sub>INA</sub> or B = 7.51MHz		-76		dB
		f <sub>INA</sub> or B = 20MHz		-73		
Intermodulation Distortion	IMD	f <sub>INA</sub> or B = 11.6066MHz at -6.5dB FS, f <sub>INA</sub> or B = 13.3839MHz at -6.5dB FS (Note 2)		-78		dBc
Total Harmonic Distortion (First 4 Harmonics)	THD	f <sub>INA</sub> or B = 7.51MHz, T <sub>A</sub> = +25°C		-73	-64	dBc
		f <sub>INA</sub> or B = 20MHz, T <sub>A</sub> = +25°C		-73	-63	

# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $0.1\mu F$  and  $1.0\mu F$  capacitors from REFP, REFN, and COM to GND, REFOUT connected to REFIN through a  $10k\Omega$  resistor,  $V_{IN} = 2V_{p-p}$  (differential with respect to COM),  $C_L = 10pF$  at digital outputs (Note 5),  $f_{CLK} = 40MHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Small-Signal Bandwidth		Input at -20dB FS, differential inputs		500		MHz
Full-Power Bandwidth	FPBW	Input at -0.5dB FS, differential inputs		400		MHz
Aperture Delay	$t_{AD}$			1		ns
Aperture Jitter	$t_{AJ}$			2		psRMS
Overdrive Recovery Time		For 1.5 x full-scale input		2		ns
Differential Gain				$\pm 1$		%
Differential Phase				$\pm 0.25$		Degrees
Output Noise		INA+ = INA- = INB+ = INB- = COM		0.2		LSBRMS
<b>INTERNAL REFERENCE</b>						
Reference Output Voltage	REFOUT			2.048 $\pm 3\%$		V
Reference Temperature Coefficient	$T_{REF}$			60		ppm/ $^\circ C$
Load Regulation				1.25		mV/mA
<b>BUFFERED EXTERNAL REFERENCE</b> ( $V_{REFIN} = +2.048V$ )						
REFIN Input Voltage	$V_{REFIN}$			2.048		V
Positive Reference Output Voltage	$V_{REFP}$			2.012		V
Negative Reference Output Voltage	$V_{REFN}$			0.988		V
Differential Reference Output Voltage Range	$\Delta V_{REF}$	$\Delta V_{REF} = V_{REFP} - V_{REFN}$	0.98	1.024	1.07	V
REFIN Resistance	$R_{REFIN}$			>50		$M\Omega$
Maximum REFP, COM Source Current	$I_{SOURCE}$			5		mA
Maximum REFP, COM Sink Current	$I_{SINK}$			-250		$\mu A$
Maximum REFN Source Current	$I_{SOURCE}$			250		$\mu A$
Maximum REFN Sink Current	$I_{SINK}$			-5		mA
<b>UNBUFFERED EXTERNAL REFERENCE</b> ( $V_{REFIN} = AGND$ , reference voltage applied to REFP, REFN, and COM)						
REFP, REFN Input Resistance	$R_{REFP}$ , $R_{REFN}$	Measured between REFP and COM and REFN and COM		4		$k\Omega$
Differential Reference Input Voltage Range	$\Delta V_{REF}$	$\Delta V_{REF} = V_{REFP} - V_{REFN}$		1.024 $\pm 10\%$		V
COM Input Voltage Range	$V_{COM}$			$V_{DD}/2$ $\pm 10\%$		V
REFP Input Voltage	$V_{REFP}$			$V_{COM} + \Delta V_{REF}/2$		V
REFN Input Voltage	$V_{REFN}$			$V_{COM} - \Delta V_{REF}/2$		V

# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $0.1\mu F$  and  $1.0\mu F$  capacitors from REFP, REFN, and COM to GND, REFOUT connected to REFIN through a  $10k\Omega$  resistor,  $V_{IN} = 2V_{p-p}$  (differential with respect to COM),  $C_L = 10pF$  at digital outputs (Note 5),  $f_{CLK} = 40MHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DIGITAL INPUTS (CLK, PD, <math>\overline{OE}</math>, SLEEP, T/B)</b>						
Input High Threshold	$V_{IH}$	CLK	0.8 x $V_{DD}$			V
		PD, $\overline{OE}$ , SLEEP, T/B	0.8 x $OV_{DD}$			
Input Low Threshold	$V_{IL}$	CLK	0.2 x $V_{DD}$			V
		PD, $\overline{OE}$ , SLEEP, T/B	0.2 x $OV_{DD}$			
Input Hysteresis	$V_{HYST}$		0.1			V
Input Leakage	$I_{IH}$	$V_{IH} = OV_{DD}$ or $V_{DD}$ (CLK)			$\pm 5$	$\mu A$
	$I_{IL}$	$V_{IL} = 0$			$\pm 5$	
Input Capacitance	$C_{IN}$		5			pF
<b>DIGITAL OUTPUTS (D9A–D0A, D9B–D0B)</b>						
Output Voltage Low	$V_{OL}$	$I_{SINK} = -200\mu A$			0.2	V
Output Voltage High	$V_{OH}$	$I_{SOURCE} = 200\mu A$	$OV_{DD} - 0.2$			V
Three-State Leakage Current	$I_{LEAK}$	$\overline{OE} = OV_{DD}$			$\pm 10$	$\mu A$
Three-State Leakage Capacitance	$C_{OUT}$	$\overline{OE} = OV_{DD}$	5			pF
<b>POWER REQUIREMENTS</b>						
Analog Supply Voltage Range	$V_{DD}$		2.7	3	3.6	V
Output Supply Voltage Range	$OV_{DD}$		1.7	2.5	3.6	V
Analog Supply Current	$I_{VDD}$	Operating, $f_{INA}$ or $B = 20MHz$ at $-0.5dB$ FS	40		60	mA
		Sleep mode	2.8			
		Shutdown, clock idle, PD = $\overline{OE} = OV_{DD}$	1		15	$\mu A$
Output Supply Current	$I_{OVDD}$	Operating, $C_L = 15pF$ , $f_{INA}$ or $B = 20MHz$ at $-0.5dB$ FS	5.8			mA
		Sleep mode	100			
		Shutdown, clock idle, PD = $\overline{OE} = OV_{DD}$	2		10	$\mu A$
Power Dissipation	PDISS	Operating, $f_{INA}$ or $B = 20MHz$ at $-0.5dB$ FS	120		180	mW
		Sleep mode	8.4			
		Shutdown, clock idle, PD = $\overline{OE} = OV_{DD}$	3		45	$\mu W$
Power-Supply Rejection	PSRR	Offset	$\pm 0.2$			mV/V
		Gain	$\pm 0.1$			%V
<b>TIMING CHARACTERISTICS</b>						
CLK Rise to Output Data Valid	$t_{DO}$	Figure 3 (Note 3)	5		8	ns
Output Enable Time	$t_{ENABLE}$	Figure 4	10			ns
Output Disable Time	$t_{DISABLE}$	Figure 4	1.5			ns

# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $0.1\mu F$  and  $1.0\mu F$  capacitors from REFP, REFN, and COM to GND, REFOUT connected to REFIN through a  $10k\Omega$  resistor,  $V_{IN} = 2V_{p-p}$  (differential with respect to COM),  $C_L = 10pF$  at digital outputs (Note 5),  $f_{CLK} = 40MHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLK Pulse Width High	$t_{CH}$	Figure 3, clock period: 25ns		12.5 $\pm 3.8$		ns
CLK Pulse Width Low	$t_{CL}$	Figure 3, clock period: 25ns		12.5 $\pm 3.8$		ns
Wake-Up Time	$t_{WAKE}$	Wake up from sleep mode (Note 4)		0.41		$\mu s$
		Wake up from shutdown (Note 4)		1.5		
<b>CHANNEL-TO-CHANNEL MATCHING</b>						
Crosstalk		$f_{INA \text{ or } B} = 20MHz$ at $-0.5dB$ FS		-70		dB
Gain Matching		$f_{INA \text{ or } B} = 20MHz$ at $-0.5dB$ FS		0.02	$\pm 0.2$	dB
Phase Matching		$f_{INA \text{ or } B} = 20MHz$ at $-0.5dB$ FS		0.25		Degrees

**Note 1:** SNR, SINAD, THD, SFDR, and HD3 are based on an analog input voltage of  $-0.5dB$  FS referenced to a  $+1.024V$  full-scale input voltage range.

**Note 2:** Intermodulation distortion is the total power of the intermodulation products relative to the individual carrier. This number is 6dB better, if referenced to the two-tone envelope.




**Note 3:** Digital outputs settle to  $V_{IH}$ ,  $V_{IL}$ . Parameter guaranteed by design.

**Note 4:** With REFIN driven externally, REFP, COM, and REFN are left floating while powered down.

**Note 5:** Equivalent dynamic performance is obtainable over full  $OV_{DD}$  range with reduced  $C_L$ .

## Typical Operating Characteristics










( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $V_{REFIN} = +2.048V$ , differential input at  $-0.5dB$  FS,  $f_{CLK} = 40.0006MHz$ ,  $C_L \approx 10pF$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



# Dual 10-Bit, 40Mps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## Typical Operating Characteristics (continued)










( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $V_{REFIN} = +2.048V$ , differential input at  $-0.5dB$  FS,  $f_{CLK} = 40.0006MHz$ ,  $C_L \approx 10pF$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



# Dual 10-Bit, 40MSPS, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## Typical Operating Characteristics (continued)

( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $V_{REFIN} = +2.048V$ , differential input at  $-0.5dB$  FS,  $f_{CLK} = 40.0006MHz$ ,  $C_L \approx 10pF$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)




# Dual 10-Bit, 40MSPS, +3V, Low-Power ADC with Internal Reference and Parallel Outputs


## Typical Operating Characteristics (continued)

( $V_{DD} = +3V$ ,  $OV_{DD} = +2.5V$ ,  $V_{REFIN} = +2.048V$ , differential input at  $-0.5dB$  FS,  $f_{CLK} = 40.0006MHz$ ,  $C_L \approx 10pF$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)


**ANALOG POWER-DOWN CURRENT vs. ANALOG POWER SUPPLY**




**SFDR, SNR, THD, SINAD vs. CLOCK DUTY CYCLE**




**INTERNAL REFERENCE VOLTAGE vs. ANALOG SUPPLY VOLTAGE**



**INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE**



**OUTPUT NOISE HISTOGRAM (DC INPUT)**





# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## Pin Description

**MAX1183**

PIN	NAME	FUNCTION
1	COM	Common-Mode Voltage Input/Output. Bypass to GND with a $\geq 0.1\mu\text{F}$ capacitor.
2, 6, 11, 14, 15	VDD	Analog Supply Voltage. Bypass to GND with a capacitor combination of $2.2\mu\text{F}$ in parallel with $0.1\mu\text{F}$ .
3, 7, 10, 13, 16	GND	Analog Ground
4	INA+	Channel A Positive Analog Input. For single-ended operation connect signal source to INA+.
5	INA-	Channel A Negative Analog Input. For single-ended operation connect INA- to COM.
8	INB-	Channel B Negative Analog Input. For single-ended operation connect INB- to COM.
9	INB+	Channel B Positive Analog Input. For single-ended operation connect signal source to INB+.
12	CLK	Converter Clock Input
17	T/B	T/B Selects the ADC Digital Output Format. High: Two's complement. Low: Straight offset binary.
18	SLEEP	Sleep Mode Input. High: Deactivates the two ADCs, but leaves the reference bias circuit active. Low: Normal operation.
19	PD	Power Down Input. High: Power-down mode. Low: Normal operation.
20	$\overline{\text{OE}}$	Output Enable Input. High: Digital outputs disabled. Low: Digital outputs enabled.
21	D9B	Three-State Digital Output, Bit 9 (MSB), Channel B
22	D8B	Three-State Digital Output, Bit 8, Channel B
23	D7B	Three-State Digital Output, Bit 7, Channel B
24	D6B	Three-State Digital Output, Bit 6, Channel B
25	D5B	Three-State Digital Output, Bit 5, Channel B
26	D4B	Three-State Digital Output, Bit 4, Channel B
27	D3B	Three-State Digital Output, Bit 3, Channel B
28	D2B	Three-State Digital Output, Bit 2, Channel B
29	D1B	Three-State Digital Output, Bit 1, Channel B
30	D0B	Three-State Digital Output, Bit 0 (LSB), Channel B
31, 34	OGND	Output Driver Ground.
32, 33	OVDD	Output Driver Supply Voltage. Bypass to OGND with a capacitor combination of $2.2\mu\text{F}$ in parallel with $0.1\mu\text{F}$ .
35	D0A	Three-State Digital Output, Bit 0 (LSB), Channel A
36	D1A	Three-State Digital Output, Bit 1, Channel A
37	D2A	Three-State Digital Output, Bit 2, Channel A
38	D3A	Three-State Digital Output, Bit 3, Channel A
39	D4A	Three-State Digital Output, Bit 4, Channel A
40	D5A	Three-State Digital Output, Bit 5, Channel A

# Dual 10-Bit, 40Mps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## Pin Description (continued)

PIN	NAME	FUNCTION
41	D6A	Three-State Digital Output, Bit 6, Channel A
42	D7A	Three-State Digital Output, Bit 7, Channel A
43	D8A	Three-State Digital Output, Bit 8, Channel A
44	D9A	Three-State Digital Output, Bit 9 (MSB), Channel A
45	REFOUT	Internal Reference Voltage Output. May be connected to REFIN through a resistor or a resistor divider.
46	REFIN	Reference Input. $V_{REFIN} = 2 \times (V_{REFP} - V_{REFN})$ . Bypass to GND with a $> 1nF$ capacitor.
47	REFP	Positive Reference Input/Output. Conversion range is $\pm(V_{REFP} - V_{REFN})$ . Bypass to GND with a $> 0.1\mu F$ capacitor.
48	REFN	Negative Reference Input/Output. Conversion range is $\pm(V_{REFP} - V_{REFN})$ . Bypass to GND with a $> 0.1\mu F$ capacitor.

## Detailed Description

The MAX1183 uses a nine-stage, fully differential, pipelined architecture (Figure 1) that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half-clock cycle. Including the delay through the output latch, the total clock-cycle latency is five clock cycles.

One-and-a-half bit (2-comparator) flash ADCs convert the held-input voltages into a digital code. The digital-

to-analog converters (DACs) convert the digitized results back into analog voltages, which are then subtracted from the original held-input signals. The resulting error signals are then multiplied by two, and the residues are passed along to the next pipeline stages where the process is repeated until the signals have been processed by all nine stages. Digital error correction compensates for ADC comparator offsets in each of these pipeline stages and ensures no missing codes.




Figure 1. Pipelined Architecture—Stage Blocks

# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## Input Track-and-Hold (T/H) Circuits

Figure 2 displays a simplified functional diagram of the input track-and-hold (T/H) circuits in both track-and-hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuits sample the input signals onto the two capacitors (C2a and C2b) through switches S4a and S4b. S2a and S2b set the common mode for the amplifier input, and open simultaneously with S1, sampling the input waveform. Switches S4a and S4b are then opened before switches S3a and S3b connect capacitors C1a and C1b to the output of the amplifier and switch S4c is closed. The resulting differential voltages are held on capacitors C2a and C2b. The amplifiers are used to charge capacitors C1a and C1b to the same values originally held on C2a and C2b. These values are then presented to the first stage quantizers and isolate the pipelines from the fast-changing inputs. The wide input

bandwidth T/H amplifiers allow the MAX1183 to track and sample/hold analog inputs of high frequencies (> Nyquist). Both ADC inputs (INA+, INB+, INA- and INB-) can be driven either differentially or single ended. Match the impedance of INA+ and INA-, as well as INB+ and INB- and set the common-mode voltage to midsupply ( $V_{DD}/2$ ) for optimum performance.

## Analog Inputs and Reference Configurations

The full-scale range of the MAX1183 is determined by the internally generated voltage difference between REFP ( $V_{DD}/2 + V_{REFIN}/4$ ) and REFN ( $V_{DD}/2 - V_{REFIN}/4$ ). The full-scale range for both on-chip ADCs is adjustable through the REFIN pin, which is provided for this purpose. REFOUT, REFP, COM ( $V_{DD}/2$ ), and REFN are internally buffered low-impedance outputs. The MAX1183 provides three modes of reference operation:

- Internal reference mode
- Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, connect the internal reference output REFOUT to REFIN through a resistor (e.g., 10k $\Omega$ ) or resistor divider, if an application requires a reduced full-scale range. For stability and noise filtering purposes, bypass REFIN with a >10nF capacitor to GND. In internal reference mode, REFOUT, COM, REFP, and REFN become low-impedance outputs.

In buffered external reference mode, adjust the reference voltage levels externally by applying a stable and accurate voltage at REFIN. In this mode, COM, REFP, and REFN become outputs. REFOUT may be left open or connected to REFIN through a >10k $\Omega$  resistor.

In unbuffered external reference mode, connect REFIN to GND. This deactivates the on-chip reference buffers for REFP, COM, and REFN. With their buffers shut down, these nodes become high impedance and may be driven through separate, external reference sources.

## Clock Input (CLK)

The MAX1183's CLK input accepts CMOS-compatible clock signals. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). In particular, sampling occurs on the rising edge of the clock signal, requiring this edge to provide lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the on-chip ADCs as follows:




Figure 2. MAX1183 T/H Amplifiers

# Dual 10-Bit, 40MSPS, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

$$SNR_{dB} = 20 \times \log_{10} (1 / [2\pi \times f_{IN} \times t_{AJ}])$$

where  $f_{IN}$  represents the analog input frequency and  $t_{AJ}$  is the time of the aperture jitter.

Clock jitter is especially critical for undersampling applications. The clock input should always be considered as an analog input and routed away from any analog input or other digital signal lines.

The MAX1183 clock input operates with a voltage threshold set to  $V_{DD}/2$ . Clock inputs with a duty cycle other than 50% must meet the specifications for high and low periods as stated in the *Electrical Characteristics*.

### System Timing Requirements

Figure 3 depicts the relationship between the clock input, analog input, and data output. The MAX1183 samples at the rising edge of the input clock. Output data for channels A and B is valid on the next rising edge of the input clock. The output data has an internal latency of five clock cycles. Figure 4 also determines the relationship between the input clock parameters and the valid output data on channels A and B.

### Digital Output Data, Output Data Format Selection (T/B), Output Enable (OE)

All digital outputs, D0A–D9A (Channel A) and D0B–D9B (Channel B) are TTL/CMOS-logic compatible. There is a five-clock-cycle latency between any particular sample and its corresponding output data. The output coding can be chosen to be either straight offset binary or two's complement (Table 1) controlled by a single pin (T/B). Pull T/B low to select offset binary and high to activate two's complement output coding. The capacitive load on the digital outputs D0A–D9A and D0B–D9B should be kept as low as possible (<15pF) to avoid large digital currents that could feed back into the analog portion of the MAX1183, thereby degrading its dynamic performance. Using buffers on the digital outputs of the ADCs can further isolate the digital outputs from heavy capacitive loads. To further improve the dynamic performance of the MAX1183 small series resistors (e.g., 100Ω) may be added to the digital output paths, close to the MAX1183.




Figure 3. System Timing Diagram

# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

Figure 4 displays the timing relationship between output enable and data output valid, as well as power-down/wake-up and data output valid.




Figure 4. Output Timing Diagram

## Power-Down (PD) and Sleep (SLEEP) Modes

The MAX1183 offers two power-save modes—sleep and full power-down modes. In sleep mode (SLEEP = 1), only the reference bias circuit is active (both ADCs are disabled), and current consumption is reduced to 2.8mA. To enter full power-down mode, pull PD high. With  $\overline{OE}$  simultaneously low, all outputs are latched at the last value prior to the power-down. Pulling  $\overline{OE}$  high forces the digital outputs into a high-impedance state.

## Applications Information

Figure 5 depicts a typical application circuit containing two single-ended to differential converters. The internal reference provides a  $V_{DD}/2$  output voltage for level-shifting purposes. The input is buffered and then split to a voltage follower and inverter. One lowpass filter per ADC suppresses some of the wideband noise associated with high-speed operational amplifiers, follows the amplifiers. The user may select the  $R_{ISO}$  and  $C_{IN}$  values to optimize the filter performance to suit a particular

application. For the application in Figure 5, a  $R_{ISO}$  of  $50\Omega$  is placed before the capacitive load to prevent ringing and oscillation. The  $22\text{pF}$   $C_{IN}$  capacitor acts as a small bypassing capacitor.

## Using Transformer Coupling

An RF transformer (Figure 6) provides an excellent solution to convert a single-ended source signal to a fully differential signal, required by the MAX1183 for optimum performance. Connecting the center tap of the transformer to COM provides a  $V_{DD}/2$  DC level shift to the input. Although a 1:1 transformer is shown, a step-up transformer may be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, may also improve the overall distortion.

In general, the MAX1183 provides better SFDR and THD with fully differential input signals than single-ended drive, especially for very high input frequencies. In differential input mode, even-order harmonics are lower as both inputs (INA+, INA- and/or INB+, INB-) are balanced, and each of the ADC inputs only requires half the signal swing compared to single-ended mode.

## Single-Ended AC-Coupled Input Signal

Figure 7 shows an AC-coupled, single-ended application. Amplifiers like the MAX4108 provide high speed, high bandwidth, low noise, and low distortion to maintain the integrity of the input signal.

## Typical QAM Demodulation Application

The most frequently used modulation technique for digital communications applications is probably the quadrature amplitude modulation (QAM). Typically found in spread-spectrum-based systems, a QAM signal represents a carrier frequency modulated in both amplitude and phase. At the transmitter, modulating the baseband signal with quadrature outputs, a local oscillator followed by subsequent up conversion can generate the QAM signal. The result is an in-phase (I) and a

Table 1. MAX1183 Output Codes for Differential Inputs

DIFFERENTIAL INPUT VOLTAGE*	DIFFERENTIAL INPUT	STRAIGHT OFFSET BINARY T/B = 0	TWO'S COMPLEMENT T/B = 1
$V_{REF} \times 511/512$	+FULL SCALE - 1LSB	11 1111 1111	01 1111 1111
$V_{REF} \times 1/512$	+ 1LSB	10 0000 0001	00 0000 0001
0	Bipolar Zero	10 0000 0000	00 0000 0000
$-V_{REF} \times 1/512$	- 1LSB	01 1111 1111	11 1111 1111
$-V_{REF} \times 512/512$	-FULL SCALE + 1LSB	00 0000 0001	10 0000 0001
$-V_{REF} \times 512/512$	-FULL SCALE	00 0000 0000	10 0000 0000

\* $V_{REF} = V_{REFP} - V_{REFN}$

# Dual 10-Bit, 40Mps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs




Figure 5. Typical Application for Single-Ended to Differential Conversion

# Dual 10-Bit, 40MSPS, +3V, Low-Power ADC with Internal Reference and Parallel Outputs




Figure 6. Transformer-Coupled Input Drive

quadrature (Q) carrier component, where the Q component is 90-degree phase-shifted with respect to the in-phase component. At the receiver, the QAM signal is divided down into its I and Q components, essentially representing the modulation process reversed. Figure 8 displays the demodulation process performed in the analog domain, using the dual matched +3V, 10-bit ADC MAX1183 and the MAX2451 quadrature demodulator to recover and digitize the I and Q baseband signals. Before being digitized by the MAX1183, the mixed-down signal components may be filtered by matched analog filters, such as Nyquist or pulse-shaping filters, which remove any unwanted images from the mixing process, thereby enhancing the overall SNR performance and minimizing intersymbol interference.




Figure 7. Using an Op Amp for Single-Ended, AC-Coupled Input Drive

## Grounding, Bypassing, and Board Layout

The MAX1183 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface-mount devices for minimum inductance. Bypass  $V_{DD}$ , REFP, REFN, and COM with two parallel 0.1µF ceramic capacitors and a 2.2µF bipolar capacitor to GND. Follow the same rules to bypass the digital supply ( $OV_{DD}$ ) to OGND. Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arranged to match the physical location of the analog ground (GND) and the digital output driver ground (OGND) on the ADC's package. The two ground planes should be joined at a single point such that the noisy digital ground currents do not interfere with the analog ground plane. The ideal location of this connection can be determined experimentally at a point along the gap between the two ground planes, which produces optimum results. Make this connection with a low-value, surface-mount resistor

# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs




Figure 8. Typical QAM Application, Using the MAX1183

(1Ω to 5Ω), a ferrite bead, or a direct short. Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy, digital systems ground plane (e.g. downstream output buffer or DSP ground plane). Route high-speed digital signal traces away from the sensitive analog traces of either channel. Make sure to isolate the analog input lines to each respective converter to minimize channel-to-channel crosstalk. Keep all signal lines short and free of 90 degree turns.

## Static Parameter Definitions

### Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1183 are measured using the best straight-line fit method.

### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

## Dynamic Parameter Definitions

### Aperture Jitter

Figure 9 depicts the aperture jitter ( $t_{AJ}$ ), which is the sample-to-sample variation in the aperture delay.




Figure 9. T/H Aperture Timing

### Aperture Delay

Aperture delay ( $t_{AD}$ ) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 9).

### Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (rms value) to the rms quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADCs resolution (N-Bits):

$$\text{SNR}_{\text{dB}[\text{max}]} = 6.02\text{dB} \times N + 1.76\text{dB}$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the rms signal to the rms noise, which includes all spectral compo-



# Dual 10-Bit, 40MSPS, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

nents minus the fundamental, the first five harmonics, and the DC offset.

### Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to all spectral components minus the fundamental and the DC offset.

### Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB is computed from:

$$ENOB = \frac{(SINAD_{dB} - 1.76_{dB})}{6.02_{dB}}$$

### Total Harmonic Distortion (THD)

THD is typically the ratio of the RMS sum of the first four harmonics of the input signal to the fundamental itself. This is expressed as:

$$THD = 20 \times \log_{10} \left( \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1} \right)$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_5$  are the amplitudes of the 2nd- through 5th-order harmonics.

### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset.

### Intermodulation Distortion (IMD)


The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -6.5dB full scale and their envelope is at -0.5dB full scale.

### Chip Information

TRANSISTOR COUNT: 10,811


PROCESS: CMOS

### Functional Diagram



# Dual 10-Bit, 40Msps, +3V, Low-Power ADC with Internal Reference and Parallel Outputs

## Package Information



NOTES:

- ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
- DATUM PLANE, [CH] IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON D1 AND E1 DIMENSIONS.
- THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
- CONTROLLING DIMENSION MILLIMETER.
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATIONS AC AND AE.
- LEADS SHALL BE COPLANAR WITHIN .004 INCH.
- EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 2 MILS (.05 MM).
- DIMENSIONS X & Y APPLY TO EXPOSED PAD (EP) VERSIONS ONLY. SEE INDIVIDUAL PRODUCT DATASHEET TO DETERMINE IF A PRODUCT USES EXPOSED PAD PACKAGE.

SYMBOL	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
	AC			AE		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	~	~	1.20	~	~	1.20
A1	0.05	0.10	0.15	0.05	0.10	0.15
A2	0.95	1.00	1.05	0.95	1.00	1.05
D	9.00 BSC.			9.00 BSC.		
D1	7.00 BSC.			7.00 BSC.		
E	9.00 BSC.			9.00 BSC.		
E1	7.00 BSC.			7.00 BSC.		
L	0.45	0.60	0.75	0.45	0.60	0.75
M	0.15	~	~	0.14	~	~
N	32			48		
e	0.80 BSC.			0.50 BSC.		
b	0.30	0.37	0.45	0.17	0.22	0.27
b1	0.30	0.35	0.40	0.17	0.20	0.23
*X	3.20	3.50	3.80	3.70	4.00	4.30
*Y	3.20	3.50	3.80	3.70	4.00	4.30

\* EXPOSED PAD (Note 10)

MAXIM

PROPRIETARY INFORMATION  
TITLE PACKAGE OUTLINE,  
32/48L, 7x7x1.0 MM TQFP WITH EP OPTION  
APPROVAL DOCUMENT CONTROL NO. REV 1/2  
21-0065 E

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600