

MIXIM

Low-Cost Linear-Regulator **LCD Panel Power Supplies**

General Description

The MAX8710/MAX8711/MAX8712 offer complete linear-regulator power-supply solutions for thin-film transistor (TFT) liquid-crystal-display (LCD) panels used in LCD monitors and LCD TVs. All three devices include a high-performance AVDD linear regulator, a positive charge-pump regulator, a negative charge-pump regulator, and built-in power-up sequence control. The MAX8710 and MAX8711 also include a high-current operational amplifier. Additionally, the MAX8710 provides logic-controlled high-voltage switches to control the positive charge-pump output.


The linear regulator directly steps down the input voltage to generate the supply voltage for the source-driver ICs (AVDD). The two built-in charge-pump regulators are used to generate the TFT gate-on and gate-off supplies. The high-current operational amplifier is typically used to drive the LCD backplane (VCOM) and features high output current (150mA), fast slew rate (12V/µs), and wide bandwidth (12MHz). Its Rail-to-Rail® inputs and output maximize flexibility.

The MAX8710 is available in a 24-pin thin QFN package, the MAX8711 is available in a 16-pin thin QFN package. and the MAX8712 is available in a 12-pin thin QFN package. All three packages are 4mm x 4mm with a maximum thickness of 0.8mm for ultra-thin LCD panel design. They operate over the -40°C to +100°C temperature range.

Applications

LCD Monitor Panel Modules LCD TV Panel Modules

Pin Configurations




Features

- ♦ High-Performance Linear Regulator 1.6% Output Accuracy **Works with Small Ceramic Output Capacitors Fast Transient Response Foldback Current Limit**
- ♦ 50mA Negative Regulated Charge Pump
- ♦ 20mA Positive Regulated Charge Pump with **Adjustable Delay**
- ♦ Built-In Power-Up Sequence
- **♦ High-Current Operational Amplifier** (MAX8710/MAX8711) ±150mA Output Short-Circuit Current 12V/µs Slew Rate 12MHz, -3dB Bandwidth Rail-to-Rail Inputs/Output
- ◆ Dual-Mode™ High-Voltage Switches (MAX8710)
- **Thermal Protection**
- **♦ Latched Fault Protection with Timer**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
		24 Thin QFN 4mm x 4mm
MAX8711ETE	-40°C to +100°C	16 Thin QFN 4mm x 4mm
MAX8712ETC	-40°C to +100°C	12 Thin QFN 4mm x 4mm

Minimum Operating Circuit



Rail-to-Rail is a registered trademark of Motorola, Ltd. Dual Mode is a trademark of Maxim Integrated Products, Inc.

NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

CTL, FBL, FBP, FBN, SHDN, REF,	THR to GND0.3V to +6V
MODE, DLP to GND	0.3V to V _{REF} + 0.3V
IN, INL, OUTL (MAX8710) to GND.	0.3V to +28V
SUPCP, SUPB, OUTL (MAX8711, I	MAX8712)
to GND	
POSB, OUTB, NEGB to GND	0.3V to V _{SUPB} + 0.3V
DRVN, DRVP to GND	0.3V to V _{SUPCP} + 0.3V
SRC to GND	0.3V to +30V
GON, DRN to GND	0.3V to V _{SRC} + 0.3V
DRN to GON	30V to +30V

OUTB Maximum Continuous Output Current DRVP RMS Output Current	
DRVN RMS Output Current	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
24-, 16-, and 12-Pin Thin QFN 4mm x 4mm	
(derate 16.9mW/°C above +70°C)	1349mW
Operating Temperature Range	40°C to +100°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 27V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
IN Operating Supply Range		8		28	V
IN Out and out of the state of	SHDN = GND		0.2	0.4	^
IN Quiescent Current	SHDN = 3.3V			2.5	mA
Duration to Trigger Fault Condition	2 ¹⁶ oscillator clock cycles		44		ms
REF Output Voltage	-10μA < I _{REF} < 1mA (excluding internal load)	4.9	5.0	5.1	V
SUPCP Input Supply Range		2.7		13.2	V
Charge-Pump Regulators Operating Frequency		1275	1500	1725	kHz
Thermal Shutdown	Rising temperature, 15°C hysteresis		+160		°C
LINEAR REGULATOR					
INL Operation Supply Range	V _{OUTL} < V _{INL}	7		28	V
Dropout Voltage	I _{OUTL} = 50mA		150	300	mV
FBL Regulation Voltage	I _{OUTL} = 50mA	2.46	2.50	2.54	V
FBL Input Bias Current	V _{FBL} = 2.5V			50	nA
FBL Fault Trip Level	Falling edge	1.92	2.00	2.08	V
FBL Line-Regulation Error	V _{INL} = V _{IN} = 10.8V~13.2V, V _{OUTL} = 10V, I _{OUTL} = 50mA			15	mV
	V _{INL} = V _{IN} = 10V~28V, V _{OUTL} = 9V, I _{OUTL} = 50mA		10		
Bandwidth	Guaranteed by design	1000			kHz
Maximum OUTL Current	V _{FBL} = 2.4V	300			mA
OUTL Soft-Start Period	2 ¹² oscillator clock cycles in a 7-bit DAC		3		ms
OUTL Load Regulation	V _{IN} = 12V, 5mA < I _{OUTL} < 300mA			2	%
OPERATIONAL AMPLIFIER					
SUPB Supply Operating Range		4.5		13.2	V
SUPB Supply Current	Buffer configuration, V _{POSB} = 4V, no load		0.7	1.0	mA
Input Offset Voltage	(V _{NEGB} , V _{POSB}) = V _{SUPB} / 2, T _A = +25°C		0	12	mV
Input Bias Current	(V _{NEGB} , V _{POSB}) = V _{SUPB} / 2	-50	+1	+50	nA

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 27V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Input Range	VNEGB, VPOSB	0		V _{SUPB}	V
Common-Mode Rejection Ratio	0 ≤ (V _{NEGB} , V _{POSB}) < V _{SUPB}	50	90		dB
Open-Loop Gain			125		dB
Output Valtage Swing High	I _{OUTB} = 100μA	V _{SUPB} -	V _{SUPB}		mV
Output Voltage Swing High	IOUTB = 5mA	V _{SUPB} - 150	V _{SUPB} - 80		IIIV
Output Voltage Swing Low	I _{OUTB} = -100μA		2	15	mV
Output Voltage Swing Low	I _{OUTB} = -5mA		80	150	IIIV
Short-Circuit Current	Short to V _{SUPB} / 2, sourcing	50	150		m ^
Short-Circuit Current	Short to V _{SUPB} / 2, sinking	50	140		mA
Output Current	Buffer configuration, V _{POSB} = 4V, V _{OUTB} error < ±10mV		±40		mA
Power-Supply Rejection Ratio	6V ≤ V _{SUPB} ≤ 13.2V, DC (V _{NEGB} , V _{POSB}) = V _{SUPB} / 2	60	100		dB
Slew Rate			12		V/µs
-3dB Bandwidth	Buffer configuration, $R_L = 10k\Omega$, $C_L = 10pF$		12		MHz
Gain-Bandwidth Product	Buffer configuration, $R_L = 10k\Omega$, $C_L = 10pF$		8		MHz
POSITIVE CHARGE-PUMP REGUL	ATOR	•			•
FBP Regulation Voltage	IGON = 10mA	2.425	2.500	2.575	V
FBP Line-Regulation Error	V _{OUTL} (V _{SUPCP} , MAX8710) = 10.8V~13.2V, V _{GON} = 27V, I _{GON} = 20mA			25	mV
FBP Input Bias Current	V _{FBP} = 2.5V	-50		+50	nA
DRVP P-Channel On-Resistance			15	30	Ω
DDVD NI Ola susua I Osa Da sistana a	V _{FBP} = 2.4V		6	12	Ω
DRVP N-Channel On-Resistance	V _{FBP} = 2.6V	20			kΩ
FBP Fault Trip Level	Falling edge	1.92	2.00	2.08	V
Positive Charge-Pump Soft-Start Period	2 ¹² oscillator clock cycles in a 7-bit DAC		2.73		ms
NEGATIVE CHARGE-PUMP REGU	LATOR	•			
FBN Regulation Voltage	IGOFF = 10mA	200	250	300	mV
FBN Input Bias Current	V _{FBN} = 250mV	-50		+50	nA
FBN Line Regulation	V _{OUTL} (V _{SUPCP} , MAX8710) = 10.8V~13.2V, V _{VGOFF} = -6V, I _{GOFF} = -50mA			25	mV
DRVN P-Channel On-Resistance			7.5	15	Ω
DRVN N-Channel On-Resistance	V _{FBN} = 350mV		3	6	Ω
DITVIN IN-CHAINEI OH-RESISIANCE	V _{FBN} = 150mV	20			kΩ
FBN Fault Trip Level	Rising edge		700		mV
Negative Charge-Pump Soft-Start Period	2 ¹² oscillator clock cycles in a 7-bit DAC		2.73		ms

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 27V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SEQUENCE CONTROL					
SHDN Input Low Voltage				0.6	V
SHDN Input High Voltage		2.0			V
SHDN Input Current				1	μΑ
DLP Capacitor Charge Current	During startup, V _{DLP} = 1.0V	4	5	6	μΑ
DLP Turn-On Threshold		2.375	2.5	2.625	V
	SHDN = low or fault tripped; DLP, FBP, FBN to GND		10		Ω
Pin Discharge Switch On-Resistance	SHDN = low or fault tripped; MODE, OUTL, GON, OUTB to GND		1		kΩ
POSITIVE GATE-DRIVER TIMING A	ND CONTROL SWITCHES				
CTL Input Low Voltage				0.6	V
CTL Input High Voltage		2.0			V
CTL Input Leakage Current		-1		+1	μΑ
CTL to GON Rising Propagation Delay	V_{MODE} = V_{REF} , 1.5nF from GON to GND, V_{CTL} = 0V to 3V step, no load on GON, measured from V_{CTL} = 1.5V to GON = 20%		100		ns
CTL to GON Falling Propagation Delay	V _{MODE} = V _{REF} , 1.5nF from GON to GND, V _{CTL} = 3V to 0V step, DRN falling, no load on DRN and GON, measured from V _{CTL} = 1.5V to GON = 80%		100		ns
SRC Input Voltage Range				28	V
SRC Input Current	V _{MODE} = V _{REF} , VDLP = 3V, CTL = high		150	250	μΑ
DRN Input Current	V _{MODE} = V _{REF} , VDRN = 8V, VDLP = 3V, VCTL = 0V		26	40	μΑ
SRC Switch On-Resistance	V _{MODE} = V _{REF} , VDLP = 3V, CTL = high		15	30	Ω
DRN Switch On-Resistance	V _{MODE} = V _{REF} , VDLP = 3V, VCTL = 0V		30		Ω
MODE Switch On-Resistance			1		kΩ
Mode 2 MODE Capacitor Charge Current	V _{MODE} < MODE current-source stop voltage threshold	42	50	64	μA
MODE Voltage Threshold for Enabling DRN Switch Control in Mode 2		2.3	2.5	2.7	V
MODE Current-Source Stop Voltage Threshold	V _{MODE} rising edge	3.3	3.5	3.7	V
THR to GON Voltage Gain		9.4	10	10.6	V/V
GON Falling Slew Rate			13.5		V/µs

! ______ N/XI/N

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 27V$, $T_A = -40^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
REF Output Voltage	-10µA < I _{REF} < 1mA (excluding internal load)	4.9		5.1	V
SUPCP Input Supply Range		2.7		13.2	V
Charge-Pump Regulators Operating Frequency		1200		1850	kHz
LINEAR REGULATOR					
Dropout Voltage	I _{OUTL} = 50mA			300	mV
FBL Regulation Voltage	I _{OUTL} = 50mA	2.455		2.545	V
FBL Fault Trip Level	Falling edge	1.96		2.04	V
FBL Line-Regulation Error	V _{INL} = V _{IN} = 10.8V~13.2V, V _{OUTL} = 10V, I _{OUTL} = 50mA			15	mV
Maximum OUTL Current	V _{FBL} = 2.4V	300			mA
OUTL Load Regulation	V _{IN} = 12V, 5mA < I _{OUTL} < 300mA			2	%
OPERATIONAL AMPLIFIER		•			
SUPB Supply Current	Buffer configuration, V _{POSB} = 4V, no load			1.0	mA
Input Offset Voltage	(VNEGB, VPOSB) = VSUPB / 2			14	mV
	Ι _Ο ΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕΕ	V _{SUPB} -			
Output Voltage Swing High	I _{OUTB} = 5mA	V _{SUPB} - 150			- mV
Outrout Vallages Outrout Laur	I _{OUTB} = -100μA			15	>/
Output Voltage Swing Low	I _{OUTB} = -5mA			150	mV
Chart Circuit Current	Short to V _{SUPB} / 2, sourcing	50			A
Short-Circuit Current	Short to V _{SUPB} / 2, sinking	50			mA
POSITIVE CHARGE-PUMP REGULA	ATOR				
FBP Regulation Voltage	I _{GON} = 10mA	2.425		2.575	V
FBP Line-Regulation Error	V _{OUTL} (V _{SUPCP} , MAX8710) = 10.8V~13.2V, V _{GON} = 27V, I _{GON} = 20mA			25	mV
FBP Input Bias Current	V _{FBP} = 3V	-50		+50	nA
DRVP P-Channel On-Resistance				30	Ω
DDVD N. Channel On Desistance	V _{FBP} = 2.4V			12	Ω
DRVP N-Channel On-Resistance	V _{FBP} = 2.6V	20			kΩ
NEGATIVE CHARGE-PUMP REGUI	_ATOR				
FBN Regulation Voltage	IGOFF = 10mA	200		300	mV
FBN Line Regulation	V _{OUTL} (V _{SUPCP} , MAX8710) = 10.8V~13.2V, V _{GOFF} = -6V, I _{GOFF} = -50mA			25	mV
DRVN P-Channel On-Resistance				15	Ω
DDVALAL Objects of Co. Co. 11	V _{FBN} = 350mV			6	Ω
DRVN N-Channel On-Resistance	V _{FBN} = 150mV	20			kΩ

ELECTRICAL CHARACTERISTICS (continued)


(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 27V$, $T_A = -40^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SEQUENCE CONTROL					•
SHDN Input Low Voltage				0.6	V
SHDN Input High Voltage		2.0			V
DLP Capacitor Charge Current	During startup, V _{DLP} = 1.0V	4		6	μΑ
DLP Turn-On Threshold		2.375		2.625	V
POSITIVE GATE-DRIVER TIMING A	ND CONTROL SWITCHES				
SRC Input Current	V _{MODE} = V _{REF} , V _{DLP} = 3V, CTL = high			250	μΑ
DRN Input Current	V _{MODE} = V _{REF} , V _{DRN} = 8V, V _{DLP} = 3V, V _{CTL} = 0V			40	μΑ
SRC Switch On-Resistance	VMODE=VREF, VDLP = 3V, CTL = high			30	Ω
Mode 2 MODE Capacitor Charge Current	V _{MODE} < MODE current-source stop voltage threshold	42		64	μΑ
MODE Voltage Threshold for Enabling DRN Switch Control in Mode 2		2.3		2.7	V


Note 1: Specifications to -40°C and +100°C are guaranteed by design, not production tested.

Typical Operating Characteristics

(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 10V$, $V_{A} = 0^{\circ}C$ to +85°C. Typical values are at $V_{A} = +25^{\circ}C$, unless otherwise noted.)








A: V_{OUTL}, 50mV/div, AC-COUPLED B: I_{OUTL}, 200mA/div

Typical Operating Characteristics (continued)

(Circuit of Figure 1. V_{IN} = V_{INL} = V_{SUPCP} = 12V, V_{OUTL} = V_{SUPB} = 10V, V_{SRC} = 10V, T_A = 0°C to +85°C. Typical values are at T_A = +25°C, unless otherwise noted.)





OUTPUT VOLTAGE ERROR (%)


OUTPUT VOLTAGE ERROR (%)


Typical Operating Characteristics (continued)


(Circuit of Figure 1. $V_{IN} = V_{INL} = V_{SUPCP} = 12V$, $V_{OUTL} = V_{SUPB} = 10V$, $V_{SRC} = 10V$, $V_{A} = 0^{\circ}C$ to +85°C. Typical values are at $V_{A} = +25^{\circ}C$, unless otherwise noted.)















SUPB VOLTAGE (V)


A: V_{POSB}, 50mV/div, AC-COUPLED

B: V_{OUTB}, 50mV/div, AC-COUPLED

OPERATIONAL-AMPLIFIER LOAD-TRANSIENT

OPERATIONAL-AMPLIFIER RAIL-TO-RAIL I/O





A: V_{OUTB}, 2V/div A: V_{POS} B: I_{OUTB}, 50mA/div B: V_{OUT}

A: V_{POSB}, 5V/div B: V_{OUTB}, 5V/div

Pin Description

		PIN		
NAME	MAX8710	MAX8711	MAX8712	FUNCTION
GON	1	_	_	Internal High-Voltage MOSFET Switch Common Terminal. GON is the output of the high-voltage switch-control block. GON is internally pulled to GND by a $1k\Omega$ resistor in shutdown.
DRN	2	_	_	Switch Input. Drain of the internal high-voltage back-to-back P-channel MOSFETs connected to GON.
REF	3	1	1	Reference Output. Connect a 0.22µF capacitor from REF to GND. REF remains on in shutdown.
POSB	4	2	_	Operational-Amplifier Noninverting Input
INL	5	3	2	Linear-Regulator Supply Input
NEGB	6	4	_	Operational-Amplifier Inverting Input
IN	7	5	3	IC Supply Input. Bypass IN to GND with a 0.1µF capacitor.
OUTL	8	6	4	Linear-Regulator Output. OUTL is internally pulled to GND by a $1k\Omega$ resistor in shutdown. For the MAX8711/MAX8712, OUTL is also the supply input for the charge-pump regulators.
SUPCP	9	_	_	Supply Input for the Charge-Pump Regulators. Connect a 0.1µF capacitor from SUPCP to GND.
DRVN	10	7	5	Negative Charge-Pump Driver Output. Output high level is V _{SUPCP} , and output low level is GND. DRVN is internally pulled high to SUPCP when the negative charge pump is disabled.
DRVP	11	8	6	Positive Charge-Pump Driver Output. Output high level is V _{SUPCP} , and output low level is GND. DRVP is internally pulled low in shutdown.
N. C.	12	_	_	No Connect. Not internally connected.
GND	13	9	7	Ground
OUTB	14	10	_	Operational-Amplifier Output. OUTB is internally pulled to GND by a 1k Ω resistor in shutdown.
SUPB	15	11	_	Operational-Amplifier Supply Input. Bypass SUPB to GND with a 0.1µF capacitor.
THR	16	_	_	GON Low-Level Regulation Set-Point Input. Connect THR to the center of a resistive voltage-divider between REF and GND to set the V_{GON} regulation level. The actual level is $10 \times V_{THR}$. See the <i>Switch Control</i> section for details.

Pin Description (continued)

NAME		PIN		FUNCTION
NAME	MAX8710	MAX8711	MAX8712	FUNCTION
FBP	17	12	8	Positive Charge-Pump Feedback Input. Connect FBP to the center of a resistive voltage-divider between the positive charge-pump regulator output and GND to set the regulator output voltage. Place the divider within 5mm of FBP. FBP is internally pulled to GND by a 10Ω resistor in shutdown.
SHDN	18	13	9	Active-Low Shutdown Control Input. Pull SHDN low to turn off all sections of the device except REF. Pull SHDN high to enable the device. Cycle SHDN to reset the device after a fault.
CTL	19	_	_	High-Voltage Switch-Control Block Timing Control Input. See the Switch Control section for details.
FBL	20	14	10	Linear-Regulator Feedback Input. Connect FBL to the center of a resistive voltage-divider between the linear-regulator output and GND to set the linear-regulator output voltage. Place the divider within 5mm of FBL.
MODE	21	_	_	High-Voltage Switch-Control Block-Mode Selection Input and Timing-Adjustment Input. See the <i>Switch Control</i> section for details. MODE is high impedance when it is connected to REF. MODE is internally pulled to GND by a $1k\Omega$ resistor during REF UVLO, when $V_{DLP} < 2.5V$, or in shutdown.
DLP	22	15	11	Positive Charge-Pump Startup Delay and High-Voltage Switch Delay Input. Connect a capacitor from DLP to GND to set the delay time. A 5μ A current source charges C_{DLP} . DLP is internally pulled to GND by a 10Ω resistor in shutdown.
FBN	23	16	12	Negative Charge-Pump Feedback Input. Connect FBN to the center of a resistive voltage-divider between the negative output and REF to set the output voltage. Place the divider within 5mm of FBN. FBN is internally pulled to GND through a 10Ω resistor in shutdown.
SRC	24	_	_	Switch Input. Source of the internal high-voltage P-channel MOSFET connected to GON.

Typical Operating Circuit

Figures 1, 2, and 3 are the *Typical Operating Circuits* of the MAX8710, MAX8711, and MAX8712 for generating power rails in TFT LCD panels. The input voltage range is from 10.8V to 13.2V. The AVDD output is 10V at 300mA, the VGON output is 27V at 20mA, and the VGOFF output is -5V at 50mA.

Detailed Description

The MAX8710/MAX8711/MAX8712 include a high-performance linear regulator, a positive charge-pump regulator, an egative charge-pump regulator, and built-in power-up sequence control. The MAX8710 and MAX8711 also include a high-current operational amplifier. Additionally, the MAX8710 provides logic-controlled high-voltage switches to control the positive charge-pump output. The linear regulator directly steps down the

input voltage to generate the source-driver ICs' supply voltage. The two built-in charge-pump regulators are used to generate the TFT gate-on and gate-off supplies. The high-current operational amplifier is typically used to drive the LCD backplane (VCOM) and features high output current (150mA), fast slew rate (12V/µs), and wide bandwidth (12MHz). Its rail-to-rail inputs and output maximize flexibility.

Linear Regulator

MAX8710/MAX8711/MAX8712 contain a linear regulator that uses an internal PNP pass transistor to supply load currents up to 300mA. Connect an external resistive voltage-divider between the regulator output and GND with the midpoint connected to FBL to adjust the linear-regulator output. An error amplifier compares the FBL voltage with the 2.5V internal reference voltage and amplifies the difference. If the feedback voltage is higher than the




Figure 1. Typical Operating Circuit of the MAX8710




Figure 2. Typical Operating Circuit of the MAX8711




Figure 3. Typical Operating Circuit of the MAX8712

reference voltage, the controller lowers the base current of the PNP transistor, which reduces the amount of current delivered to the output. If the feedback voltage is too low, the device increases the PNP transistor's base current, which allows more current to pass to the output and raises the output voltage. The linear regulator also includes an output current limit that protects the internal pass transistor against short circuits.

The input voltage range of the linear regulator is from 8V to 28V. The *Typical Operating Circuits* shown use a 12V input. The output voltage range of the linear regulator (OUTL) is up to 28V (MAX8710) or up to 14V (MAX8711/MAX8712). The linear-regulator output is used to generate the AVDD voltage, which is the analog supply rail for source-driver ICs in TFT LCD panels. The typical load of the AVDD supply is a periodic pulsed load, with a peak current of approximately 1A and pulse width of

approximately 2µs. The period of the pulse load is between 8.9µs and 31.7µs. The excellent transient performance of the linear regulator can easily meet this transient-response requirement.

The linear regulator can deliver at least 300mA output current continuously with a 4.7µF output capacitor. Do not allow the device power dissipation to exceed the package-dissipation limit listed in the *Absolute Maximum Ratings* section. The power dissipation can be estimated by multiplying the voltage difference between the input and the output with the required maximum continuous output current. For applications where the power dissipation exceeds the package limit, see the *External Transistor for Higher Current or Power Dissipation* section for more information.

The linear regulator is enabled whenever REF is in regulation and SHDN is logic high. Each time it is enabled, the




Figure 4. MAX8710 Functional Diagram

linear regulator goes through a soft-start routine by ramping up its internal reference voltage from 0 to 2.5V in 128 steps. The soft-start period is 2.73ms (typ), and FBL fault detection is disabled during this period. This soft-start feature effectively limits the inrush current during startup.

The linear-regulator current-limit circuitry monitors the current flowing through the internal pass transistor. The internal current limit is approximately 800mA. The linear-regulator output declines when it is not able to supply the load current. If the FBL voltage drops below 0.75V, the current limit folds back to approximately 100mA.

The MAX8710/MAX8711/MAX8712 monitor the FBL voltage for undervoltage conditions. If VFBL is continuously below 2V (typ) for approximately 44ms, the device latches off. The foldback current-limit circuit, in conjunction with the output undervoltage fault latch and thermal-overload protection, protects the output load and the internal pass transistor against short circuits or overloads.

Positive Charge-Pump Regulator

The positive charge-pump regulator is typically used to generate the positive supply rail for the TFT LCD gate-driver ICs. The output voltage is set with an external resistive voltage-divider from its output to GND with the midpoint connected to FBP. The number of charge-pump stages

and the setting of the feedback divider determine the output voltage of the positive charge-pump regulator. The charge pump includes a high-side P-channel MOSFET (P1) and a low-side N-channel MOSFET (N1) to control the power transfer as shown in Figure 5. The MOSFETs switch at a constant frequency of 1.5MHz.

During the first half-cycle, N1 turns on and allows VINPLIT (VSUPCP, MAX8710 or VOUTL, MAX8711/MAX8712) to charge up the flying capacitor Cx(POS) through diode D1. The amount of charge transferred from VINPUT to Cx(POS) is determined by the on-resistance of N1, which varies according to the output of the feedback error amplifier. The error amplifier compares the feedback signal (FBP) with a 2.5V internal reference and amplifies the difference. If the feedback signal is below the reference. the error-amplifier output increases the supply voltage of N1's gate driver, lowering the on-resistance. Similarly, if the feedback signal is above the reference, the erroramplifier output reduces the driver supply voltage, increasing the on-resistance. During the second halfcycle, N1 turns off and P1 turns on, level shifting Cx(POS) by VINPUT volts. This connects CX(POS) in parallel with the reservoir capacitor COUT(POS). If the voltage across Cout(POS) plus a diode drop (VPOS + VDIODE) is smaller than the level-shifted flying-capacitor voltage




Figure 5. Charge-Pump Regulator Functional Diagram

 $(V_{CX(POS)} + V_{INPUT})$, charge flows from $C_{X(POS)}$ to $C_{OUT(POS)}$ until diode D2 turns off.

The positive charge-pump regulator's startup can be delayed by connecting an external capacitor from DLP to GND. An internal constant current source begins charging the DLP capacitor when SHDN is logic high and REF reaches regulation. When the DLP voltage exceeds VREF / 2, the positive charge-pump regulator is enabled. Each time it is enabled, the positive chargepump regulator goes through a soft-start routine by ramping up its internal reference voltage from 0 to 2.5V in 128 steps. The soft-start period is 2.73ms (typ), and FBP fault detection is disabled during this period. The soft-start feature effectively limits the inrush current during startup. The MAX8710/MAX8711/MAX8712 also monitor the FBP voltage for undervoltage conditions. If VFBP is continuously below 2V (typ) for approximately 44ms, the device latches off.

Negative Charge-Pump Regulator

The negative charge-pump regulator is typically used to generate the negative supply rail for the TFT LCD gate-driver ICs. The output voltage is set with an external resistive voltage-divider from its output to REF with the midpoint connected to FBN. The number of charge-pump stages and the setting of the feedback divider determine the output of the negative charge-pump regulator. The charge-pump controller includes a high-side P-channel MOSFET (P2) and a low-side N-channel MOSFET (N2) to control the power transfer as shown in Figure 5. The MOSFETs switch a constant frequency of 1.5MHz.

During the first half-cycle, P2 turns on and allows VINPLIT to charge up the flying capacitor CX(NEG) through diode D3. During the second half-cycle, P2 turns off and N2 turns on, level shifting Cx(NEG) by VIN- $_{\mbox{\scriptsize PUT}}$ volts. This connects $C_{X(\mbox{\scriptsize NEG})}$ in parallel with reservoir capacitor Cout(NEG). If the voltage across Cout(NEG) minus a diode drop is greater than the voltage across Cx(NEG), charge flows from Cout(NEG) to CX(NEG) until the diode D4 turns off. The amount of charge transferred to the output is controlled by the onresistance of N2, which varies according to the output of the feedback error amplifier. The error amplifier compares the feedback signal (FBN) with a 250mV internal reference and amplifies the difference. If the feedback signal is above the reference, the error-amplifier output increases the supply voltage of N2's gate driver, lowering the on-resistance. Similarly, if the feedback signal is below the reference, the error-amplifier output reduces the driver supply voltage, increasing the on-resistance.

The negative charge-pump regulator is enabled when SHDN is logic high and REF reaches regulation. Each

time it is enabled, the negative charge-pump regulator goes through a soft-start routine by ramping down its internal reference voltage from 5V to 250mV in 128 steps. The soft-start period is 2.73ms (typ), and FBN fault detection is disabled during this period. The soft-start feature effectively limits the inrush current during startup. The MAX8710/MAX8711/MAX8712 also monitor the FBN voltage for undervoltage conditions. If VFBN is continuously above 700mV (typ) for approximately 44ms, the device latches off.

Operational Amplifier (MAX8710/MAX8711)

The MAX8710/MAX8711s' operational amplifier features high output current (150mA), fast slew rate (7.5V/ μ s), and wide bandwidth (12MHz). The operational amplifier is enabled when REF is in regulation and SHDN is logic high. The output of the amplifier (OUTB) is internally pulled to ground through a 1k Ω resistor in shutdown.

The amplifier is typically used to drive the backplane (VCOM) of TFT LCD panels. The LCD backplane consists of a distributed series capacitance and resistance, a load that can be easily driven by this operational amplifier. However, if the operational amplifier is used in an application with a pure capacitive load, steps must be taken to ensure stable operation. As the operational amplifier's capacitive load increases, the amplifier's bandwidth decreases and its gain peaking increases. To ensure stable operation, a 5Ω to 50Ω resistor can be placed between OUTB and the capacitive load to reduce gain peaking.

The operational amplifier limits short-circuit current to approximately ± 150 mA if the output is directly shorted to SUPB or to GND. If the short-circuit condition persists, the junction temperature of the IC rises until it trips the IC's thermal-overload protection.

Reference Voltage (REF)

The reference output is nominally 5V and can source up to 1mA (see the *Typical Operating Characteristics*). Bypass REF with a 0.22µF ceramic capacitor connected between REF and GND. The reference remains enabled in shutdown.

Power-Up Sequence and Shutdown Control

When the MAX8710/MAX8711/MAX8712 are powered up, REF rises with the voltage on IN. After REF reaches regulation and if SHDN is logic high, the linear regulator, operational amplifier, and negative charge-pump regulator are enabled and begin their respective soft-start routines. After the soft-start routines are complet-

16 ______ /I/XI//I

ed, the fault-protection circuits for the linear regulator and the negative charge-pump regulator are activated.

When the linear regulator is enabled, the positive charge-pump-regulator delay block is enabled. An internal current source starts charging the DLP capacitor. The voltage on DLP linearly rises because of the constant charging current. When V_{DLP} goes above V_{REF} / 2, the switch control block is enabled, and the positive charge-pump regulator begins its soft-start. After the positive charge-pump regulator's soft-start is completed, the fault protection of the positive charge-pump regulator is also enabled.

The MAX8710/MAX8711/MAX8712 enter into shutdown when \overline{SHDN} is pulled low or REF falls below 4.5V. In shutdown, OUTL, GON and OUTB are all internally pulled to ground with 1k Ω resistors. FBN, FBP, and DLP are all internally pulled to ground with 10 Ω resistors in shutdown. The DLP current source is disabled in shutdown and a switch discharges \underline{CDLP} to ground. REF remains on in shutdown. Pulling \overline{SHDN} high when REF is above 4.5V reactivates the IC. Output fault protection and thermal-overload protection can also turn off the IC's outputs. See the respective sections for details.

Output Fault Protection

During steady-state operation, if the output of the linear regulator or any of the charge-pump regulator outputs does not exceed its respective fault-detection threshold, the MAX8710/MAX8711/MAX8712 activate an internal fault timer. If any condition or the combination of conditions indicates a continuous fault for the fault-timer duration (44ms typ), the MAX8710/MAX8711/MAX8712 set the fault latch, shutting down all the outputs except the reference. Once the fault condition is removed, cycle the input voltage or toggle SHDN to clear the fault latch and reactivate the device. Each regulator's fault-detection circuit is disabled during the regulator's soft-start time.

Thermal-Overload Protection

The thermal-overload protection prevents excessive power dissipation from overheating the IC. When the junction temperature exceeds +160°C, a thermal sensor immediately activates the fault protection, which shuts down all the outputs except the reference, allowing the device to cool down. Once the device cools down by approximately 15°C, the IC restarts automatically.

Switch Control (MAX8710)

The MAX8710's switch-control block (Figure 6) consists of a high-voltage P-channel MOSFET Q1 between SRC and GON, and a common-source-connected P-channel MOSFET pair Q2 between GON and DRN. The switch-control block is enabled when VDLP goes above VREF / 2. Q1 and Q2 are controlled by CTL and MODE. There are two different modes of operation.

Activate the first mode by connecting MODE to REF. When CTL is logic high, Q1 turns on and Q2 turns off, connecting GON to SRC. When CTL is logic low, Q1 turns off and Q2 turns on, connecting GON to DRN. GON can then be discharged through a resistor connected between DRN and GND or OUTL. Q2 turns off and stops discharging GON when VGON reaches 10 times the voltage on THR.

When V_{MODE} is less than 0.9 x V_{REF}, the switch-control block works in the second mode. The rising edge of V_{CTL} turns on Q1 and turns off Q2, connecting GON to SRC. An internal N-channel MOSFET Q5 between MODE and GND is also turned on to discharge an external capacitor between MODE and GND. The falling edge of V_{CTL} turns off Q5, and an internal 50 μ A current source starts charging the MODE capacitor. Once V_{MODE} exceeds 0.5 x V_{REF}, the switch-control block turns off Q1 and turns on Q2, connecting GON to DRN. GON can then be discharged through a resistor connected between DRN and GND or OUTL. Q2 turns off and stops discharging GON when V_{GON} reaches 10 times the voltage on THR.




Figure 6. MAX8710 High-Voltage Switch Control

18 ______ **/\/**./\/\

Design Procedure

Linear Regulator

Output-Voltage Selection

Adjust the linear-regulator output voltage by connecting a resistive voltage-divider from the linear-regulator output AVDD to GND with the center tap connected to FBL (Figure 1). Select the lower resistor of the divider R2 in the range of $10k\Omega$ to $50k\Omega$. Calculate the upper resistor R1 with the following equation:

$$R1 = R2 \times \left(\frac{V_{AVDD}}{V_{FBL}} - 1\right)$$

where $V_{FBL} = 2.5V$ (typ) is the regulation point of the linear regulator.

Input-Capacitor Selection

The linear regulator's output stage consists of a PNP pass transistor. Rapid movements of the input voltage must be avoided since the movement can be coupled into the base of the transistor through the base-to-emitter junction capacitance. The input capacitor reduces the current peaks drawn from the input supply and slows down the input voltage movement. One 10µF ceramic capacitor is used in the *Typical Operating Circuits* (Figure 1, 2, and 3) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source impedance, since the linear regulator typically runs directly from the output of another regulated supply and can operate with less input capacitance.

Output-Capacitor Selection

The output capacitor and its equivalent series resistance (ESR) affect the linear regulator's stability and transient response. The regulator can deliver at least 300mA output current continuously with a 4.7µF output capacitor.

The typical load on the linear regulator for source-driver applications is a large pulsed load, with a peak current of approximately 1A and pulse width of approximately 2µs. The shape of the pulse is close to a triangle, so it is equivalent to a square pulse with 1A height and 1µs pulse width. The total voltage dip during the pulsed load transient also has two components: the ohmic dip due to the output capacitor's ESR, and the capacitive dip caused by discharging the output capacitance:

$$\begin{split} V_{\text{DIP}} &= V_{\text{DIP(ESR)}} + V_{\text{DIP(C)}} \\ V_{\text{DIP(ESR)}} &= I_{\text{PULSE}} \times R_{\text{ESR}} \\ V_{\text{DIP(C)}} &\approx \frac{I_{\text{PULSE}} \times t_{\text{PULSE}}}{C_{\text{OUT}}} \end{split}$$

where IPULSE is the height of the pulse load, and tPULSE is the pulse width. Higher capacitance and lower ESR result in less voltage dip. The ESR dip can be ignored when using ceramic output capacitors. Calculate the minimum required capacitance for the maximum allowed dip using:

$$C_{OUT(MIN)} \approx \frac{I_{PULSE} \times t_{PULSE}}{V_{DIP(MAX)}}$$

The above equations are "worst-case" and assume that the linear regulator does not react to correct the output voltage during the load pulse. In fact, the regulator is fast enough to partially correct the output voltage, so the actual dip may be smaller, or a smaller capacitor may be acceptable. For the typical load pulse described above, assuming the voltage dip must be limited to 150mV, the minimum output capacitor is:

$$C_{OUT(MIN)} \approx \frac{1A \times 1\mu s}{0.15V} = 6.7\mu F$$

Because the regulator is able to limit the dip somewhat, the circuit of Figure 1 uses a $4.7\mu F$ output capacitor. The voltage rating and temperature characteristics of the output capacitor must also be considered.

Feed-Forward Compensation

The output capacitance and equivalent load resistance determine the dominant pole. An internal parasitic capacitance of the regulator creates a second pole. This pole typically occurs at 100kHz, but can vary between 60kHz and 140kHz depending on the process variation. Since the pole occurs after the loop gain crossover, it does not affect the loop stability. However, canceling this pole with an additional zero can improve the load-transient response.

A zero can be added by connecting a feed-forward capacitor (C1) between OUTL and FBL as shown in Figure 1. The frequency of the zero can be calculated with the following equation:

$$f_{ZERO} = \frac{1}{2\pi \times R1 \times C1}$$

where R1 is the upper resistor of the feedback divider. To cancel the second pole, the zero should be placed at or below the frequency of the second pole. Because the frequency of the second pole varies between 60kHz and 140kHz, the zero can be placed between 40kHz and 60kHz.

Charge-Pump Regulators

Number of Charge-Pump Stages

For highest efficiency, always choose the lowest number of charge-pump stages that meets the output requirement.

The number of positive charge-pump stages is given by:

$$n_{POS} = \frac{V_P + V_{SWITCH} - V_{SUPCP}}{V_{NPUT} - 2 \times V_{DIODE}}$$

where npos is the number of positive charge-pump stages, Vp is the positive charge-pump regulator output, VINPUT is the supply voltage for the charge-pump regulators (VSUPCP, MAX8710 or VOUTL, MAX8711/MAX8712), VDIODE is the forward-voltage drop of the charge-pump diode, and VSWITCH is the voltage drop of the internal switches. Use VSWITCH = 0.3V.

The number of negative charge-pump stages is given by:

$$n_{NEG} = \frac{-V_{GOFF} + V_{SWITCH}}{V_{INPUT} - 2 \times V_{DIODE}}$$

where $n_{\mbox{\scriptsize NEG}}$ is the number of negative charge-pump stages and $V_{\mbox{\scriptsize GOFF}}$ is the negative charge-pump regulator output.

The above equations are derived based on the assumption that the first stage of the positive charge pump is connected to V_{MAIN} and the first stage of the negative charge pump is connected to ground. Sometimes fractional stages are more desirable for better efficiency. This can be done by connecting the first stage to another available supply, such as a 5V supply. If the first charge-pump stage is powered from 5V, then the above equations become:

$$n_{POS} = \frac{V_P + V_{SWITCH} - 5V}{V_{INPUT} - 2 \times V_{DIODE}}$$

$$n_{NEG} = \frac{-V_{GOFF} + V_{SWITCH} + 5V}{V_{INPUT} - 2 \times V_{DIODE}}$$

Output Voltage Selection

Adjust the positive charge-pump-regulator output voltage by connecting a resistive voltage-divider from the regulator output VP to GND with the center tap connected to FBP (Figure 1). Select the lower resistor of divider R4 in the range of $10k\Omega$ to $50k\Omega$. Calculate upper resistor R3 with the following equation:

$$R3 = R4 \times \left(\frac{V_P}{V_{FBP}} - 1\right)$$

where $V_{FBP} = 2.5V$ (typ) is the regulation point of the positive charge-pump regulator.

Adjust the negative charge-pump-regulator output voltage by connecting a resistive voltage-divider from the negative charge-pump output VGOFF to REF with the center tap connected to FBN (Figure 1). Select R6 in the $20k\Omega$ to $100k\Omega$ range. Calculate R5 with the following equation:

$$R5 = R6 \times \frac{V_{FBN} - V_{GOFF}}{V_{RFF} - V_{FBN}}$$

where V_{REF} = 5V and V_{FBN} = 250mV is the regulation point of the negative charge-pump regulator.

Flying Capacitor

Increasing the flying-capacitor (Cx) value lowers the effective source impedance and increases the output-current capability of the charge pump. Increasing the capacitance indefinitely has a negligible effect on output-current capability because the internal switch resistance and the diode impedance place a lower limit on the source impedance. A 0.1µF ceramic capacitor works well in most low-current applications. The flying capacitor's voltage rating must exceed the following:

where n is the stage number in which the flying capacitor is used, and VINPUT is the supply voltage for the charge-pump regulators (VSUPCP, MAX8710 or VOUTL, MAX8711/MAX8712).

Charge-Pump Input Capacitor

Use an input capacitor with a value equal to or greater than the flying capacitor. Place the capacitor as close to the IC as possible. Connect the capacitor directly to PGND.

Charge-Pump Output Capacitor

Increasing the output capacitance or decreasing the ESR reduces the output ripple voltage and the peak-to-peak transient voltage. With ceramic capacitors, the output voltage ripple is dominated by the capacitance value. Use the following equation to approximate the required capacitor value:

$$C_{OUT_CP} \ge \frac{I_{LOAD_CP}}{2f_{OSC}V_{RIPPLE_CP}}$$

where COUT_CP is the output capacitor of the charge pump, ILOAD_CP is the load current of the charge pump, and VRIPPLE_CP is the desired peak-to-peak value of the output ripple.

Charge-Pump Rectifier Diode

Use low-cost silicon switching diodes with a current rating equal to or greater than two times the average charge-pump input current. If it helps avoid an extra stage, some or all of the diodes can be replaced with Schottky diodes with an equivalent current rating.

Applications Information

External Transistor for Higher Current or Power Dissipation

The load current and the voltage difference between the input and output determine the linear regulator's power dissipation as shown in the following equation:

For some applications, the input voltage to the linear regulator is from a 19V adapter. To make a 10V output, the voltage across the pass transistor is 9V. In this case, the regulator's power dissipation may exceed the dissipation limit that the package can handle. In some other applications, the load current may be much higher than the regulator's guaranteed 300mA output current.

The solution for such applications is to connect an external PNP transistor with the internal PNP transistor in a Darlington configuration as shown in Figure 7. The external pass transistor must be able to handle most of the power dissipation since most of the load current flows through it. On the other hand, the power dissipated in the internal pass transistor is very low. The current-limit circuit will not work if an external pass transistor is used because the linear regulator only senses the current of the internal pass transistor.




Figure 7. High-Power Linear Regulator




Figure 8. Using the MAX1512 to Adjust the VCOM Buffer Output

Using the MAX1512 VCOM Calibrator to Adjust the Buffer Output

The operational amplifier is typically used as the VCOM buffer in TFT LCD panels. The output voltage of the VCOM buffer can be adjusted using the MAX1512, which is an EEPROM-programmable VCOM calibrator, using the circuit shown in Figure 8. Refer to the MAX1512 data sheet for details.


PC Board Layout Guidelines

Careful PC board layout is important for proper operation. Use the following guidelines for good PC board layout:

- 1) Create a power ground island consisting of the linear-regulator input and output-capacitor ground connections, the GND pin, and the capacitor ground connections for the charge-pump regulators. Connect all these together with short, wide traces or a small ground plane. Maximizing the width of the power ground traces improves efficiency. Create an analog ground island consisting of all the feedback-divider ground connections, the operational-amplifier divider ground connection, the REF capacitor ground connection, the MODE capacitor ground connection, the DLP capacitor ground connection, and the device's exposed backside pad. Connect the analog ground island and the power ground island by connecting the GND pin directly to the exposed backside pad. Make no other connections between these separate ground islands.
- 2) Place all feedback voltage-divider resistors as close to their respective feedback pins as possible. The divider's center trace should be kept short. Placing the resistors far away causes their FB traces to become antennas that can pick up noise from the switching nodes of the charge pumps. Avoid running any feedback trace near these switching nodes.
- 3) Place IN, INL, SUPB, SUPCP, and REF pin bypass capacitors close to the IC. The ground connection of the IN bypass capacitor should be connected directly to the GND pin with a wide trace.
- 4) Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
- 5) Minimize the size of the switching nodes (DRVP and DRVN). Keep the switching nodes away from feedback nodes (FBL, FBP, and FBN) and the analog ground. Use DC traces as a shield if necessary.

Refer to the MAX8710 evaluation kit for an example of proper board layout.

_Pin Configurations (continued)



Chip Information


TRANSISTOR COUNT: 3946

PROCESS: BiCMOS

22 ______ /N/XI/VI

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



					COMM	IQ NC	MENS	SIONS					EXPO	SED	PAD	VAF	RIATI	ZND	
PKG	1	2L 4×4	1	1	6L 4×4		a	20L 4×4	4	a	24L 4×4	4	PKG.		D2			E5	
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T1244-2	1.95	2.10	2.25	1.95	2.10	2.25
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	T1644-2	1.95	2.10	2.25	1.95	2.10	2.25
A2		0.20 REF			0.20 REF		- 1	0.20 REF			0.20 REF		T2044-1	1.95	2.10	2.25	1.95	2.10	2.25
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	T2444-1	2.45	2.60	2.63	2.45	2.60	2.63
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	T2444-2	1.95	2.10	2.25	1.95	2.10	2.25
Ε	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10							
е	_	0.80 BS0			0.65 BSC			0.50 BSC			0.50 BSC	-							
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-							
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50							
N	-	12		_	16			20			24								
ND		3			4			5			6								
				1															
NE Jedec Var.		3 WGGB			4 WGGC			5 WGGD-	1		6 WGGD-	2							
NOTES 1. DII 2. AL 3. N 4. TH	MENSION L DIMEI IS THE IE TERM SD 95-	WGGB NING & ' NSIONS A TOTAL I AINAL #1 -1 SPP—	ARE IN NUMBER IDENTII 012. DE	MILLIMET OF TER FIER AND TAILS OF	WGGC ONFORM TERS. AND RMINALS. D TERMINALS. TERMINALS.	GLES AR AL NUME AL #1 ID	E IN D BERING ENTIFIE	WGGD-	i.	, BUT M	WGGD-								
NOTES 1. DII 2. AL 3. N A TH JE TH	MENSION L DIMEI IS THE IE TERM SD 95- IE ZONE MENSION	WGGB NING & NSIONS A TOTAL I AINAL #1 1 SPP—I E INDICAT N b APP RMINAL T	ARE IN NUMBER IDENTII 012. DE TED. TH LIES TO	MILLIMET OF TEF FIER AND TAILS OF E TERMII METALL	ONFORM FERS. ANG RMINALS. D TERMIN F TERMIN NAL #1 I	GLES AR AL NUME AL #1 ID DENTIFIE RMINAL A	E IN D BERING ENTIFIE R MAY ND IS	WGGD- 5M-1994 EGREES. CONVEN R ARE O BE EITH MEASURI	I. ITION SI ITION SI ITIONAL IER A M ED BETV	, BUT M MOLD OR WEEN O.	WGGD- NFORM T IUST BE I MARKED 25 mm .	O LOCATED) FEATURI AND 0.30	Ξ.						

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.